WO2003069655A3 - Electronic micro component including a capacitive structure - Google Patents
Electronic micro component including a capacitive structure Download PDFInfo
- Publication number
- WO2003069655A3 WO2003069655A3 PCT/FR2003/000231 FR0300231W WO03069655A3 WO 2003069655 A3 WO2003069655 A3 WO 2003069655A3 FR 0300231 W FR0300231 W FR 0300231W WO 03069655 A3 WO03069655 A3 WO 03069655A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- capacitive structure
- micro component
- component including
- electronic micro
- walls
- Prior art date
Links
- 239000000758 substrate Substances 0.000 abstract 3
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/40—Oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02197—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides the material having a perovskite structure, e.g. BaTiO3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02362—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment formation of intermediate layers, e.g. capping layers or diffusion barriers
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Inorganic Chemistry (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
Abstract
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2003219244A AU2003219244A1 (en) | 2002-02-11 | 2003-01-24 | Electronic micro component including a capacitive structure |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0201618A FR2835970B1 (en) | 2002-02-11 | 2002-02-11 | ELECTRONIC COMPONENT INCLUDING A CAPACITIVE STRUCTURE |
FR02.01618 | 2002-02-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2003069655A2 WO2003069655A2 (en) | 2003-08-21 |
WO2003069655A3 true WO2003069655A3 (en) | 2004-03-11 |
Family
ID=27620063
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/FR2003/000231 WO2003069655A2 (en) | 2002-02-11 | 2003-01-24 | Electronic micro component including a capacitive structure |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU2003219244A1 (en) |
FR (1) | FR2835970B1 (en) |
WO (1) | WO2003069655A2 (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19710961A1 (en) * | 1997-03-07 | 1998-09-24 | United Microelectronics Corp | Poly:silicon CMP processing high density DRAM memory cell structure |
US6046469A (en) * | 1997-09-29 | 2000-04-04 | Sharp Kabushiki Kaisha | Semiconductor storage device having a capacitor and a MOS transistor |
US6087216A (en) * | 1998-11-18 | 2000-07-11 | United Microelectronics Corp. | Method of manufacturing DRAM capacitor |
US20010003664A1 (en) * | 1999-12-09 | 2001-06-14 | Hiromu Yamaguchi | Semiconductor device and method for manufacturing same |
EP1124262A2 (en) * | 2000-02-11 | 2001-08-16 | Sharp Kabushiki Kaisha | Multilayer dielectric stack and method |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DD297279A5 (en) * | 1990-08-14 | 1992-01-02 | ��������@���������������@����������������������@���k�� | CAPACITOR ASSEMBLY WITH LARGE CAPACITY AND METHOD FOR THE PRODUCTION THEREOF |
DE19632835C1 (en) * | 1996-08-14 | 1998-04-02 | Siemens Ag | Method of manufacturing a capacitor in a semiconductor device |
TW399211B (en) * | 1998-08-14 | 2000-07-21 | Winbond Electronics Corp | The multiple stage sensor device applied to flash memory |
FR2801425B1 (en) * | 1999-11-18 | 2004-05-28 | St Microelectronics Sa | INTEGRATED CAPACITY WITH HYBRID DIELECTRIC |
US6420267B1 (en) * | 2000-04-18 | 2002-07-16 | Infineon Technologies Ag | Method for forming an integrated barrier/plug for a stacked capacitor |
-
2002
- 2002-02-11 FR FR0201618A patent/FR2835970B1/en not_active Expired - Fee Related
-
2003
- 2003-01-24 AU AU2003219244A patent/AU2003219244A1/en not_active Abandoned
- 2003-01-24 WO PCT/FR2003/000231 patent/WO2003069655A2/en not_active Application Discontinuation
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19710961A1 (en) * | 1997-03-07 | 1998-09-24 | United Microelectronics Corp | Poly:silicon CMP processing high density DRAM memory cell structure |
US6046469A (en) * | 1997-09-29 | 2000-04-04 | Sharp Kabushiki Kaisha | Semiconductor storage device having a capacitor and a MOS transistor |
US6087216A (en) * | 1998-11-18 | 2000-07-11 | United Microelectronics Corp. | Method of manufacturing DRAM capacitor |
US20010003664A1 (en) * | 1999-12-09 | 2001-06-14 | Hiromu Yamaguchi | Semiconductor device and method for manufacturing same |
EP1124262A2 (en) * | 2000-02-11 | 2001-08-16 | Sharp Kabushiki Kaisha | Multilayer dielectric stack and method |
Non-Patent Citations (2)
Title |
---|
CLARK-PHELPS R B ET AL: "ENGINEERED TANTALUM ALUMINATE AND HAFNIUM ALUMINATE ALD FILMS FOR ULTRATHIN DIELECTRIC FILMS WITH IMPROVED ELECTRICAL AND THERMAL PROPERTIES", MATERIALS RESEARCH SOCIETY SYMPOSIUM PROCEEDINGS, MATERIALS RESEARCH SOCIETY, PITTSBURG, PA, US, vol. 670, 17 April 2001 (2001-04-17), pages K2201 - K2206, XP008008101, ISSN: 0272-9172 * |
NAKAMURA Y ET AL: "OXIDATION-RESISTANT AMORPHOUS TAN BARRIER FOR MIM-TA2O5 CAPACITORS IN GIGA-BIT DRAMS", 2001 SYMPOSIUM ON VLSI TECHNOLOGY. DIGEST OF TECHNICAL PAPERS. KYOTO, JAPAN, JUNE 12 - 14, 2001, SYMPOSIUM ON VLSI TECHNOLOGY, TOKYO: JSAP, JP, 12 June 2001 (2001-06-12), pages 39 - 40, XP001043360, ISBN: 4-89114-012-7 * |
Also Published As
Publication number | Publication date |
---|---|
WO2003069655A2 (en) | 2003-08-21 |
FR2835970B1 (en) | 2005-02-25 |
FR2835970A1 (en) | 2003-08-15 |
AU2003219244A1 (en) | 2003-09-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200501182A (en) | A capacitor structure | |
AU2001271139A1 (en) | Ceramic multilayer capacitor array | |
TW200625709A (en) | Vertical interconnect for organic electronic devices | |
WO2006087065A3 (en) | Power semiconductor assembly | |
WO2004061417A3 (en) | Device structure for closely spaced electrodes | |
WO2004040618A3 (en) | Feedthrough design and method for a hermetically sealed microdevice | |
WO2006123335A3 (en) | Building structures having electrically functional architectural surfaces | |
EP1796172A3 (en) | Nano-wire capacitor and circuit device therewith | |
WO2005017967A3 (en) | Nanotube device structure and methods of fabrication | |
HK1067788A1 (en) | A semiconductor device and its manufacturing method | |
WO2002099845A3 (en) | Electronic chip and electronic chip assembly | |
WO2009044464A1 (en) | Capacitance element and semiconductor device | |
TW200509270A (en) | Semiconductor package having semiconductor constructing body and method of manufacturing the same | |
TW200700730A (en) | Probe card with stacked substrate | |
WO2003081638A3 (en) | Method for conductance switching in molecular electronic junctions | |
WO2003090279A8 (en) | Semiconductor component comprising an integrated latticed capacitance structure | |
DE60215019D1 (en) | SEPARATION OF INTEGRATED OPTICAL MODULES AND STRUCTURES | |
TW200627653A (en) | Interconnection structure through passive component | |
TW560698U (en) | Structure of chip package | |
WO2002029890A3 (en) | Semiconductor stacked die devices and methods of forming semiconductor stacked die devices | |
WO2005013364A3 (en) | Electronic component and panel for producing the same | |
MY128174A (en) | Thin film capacitor and thin film electronic component and method for manufacturing the same. | |
TW200627561A (en) | Chip package | |
TW200509746A (en) | Organic electronic device | |
ATE431614T1 (en) | STACKED CAPACITOR WITH ALUMINUM ELECTRODES SEPARATED BY A CONDUCTIVE POLYMER |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |