US9685351B2 - Wire bond mold lock method and structure - Google Patents
Wire bond mold lock method and structure Download PDFInfo
- Publication number
- US9685351B2 US9685351B2 US14/335,366 US201414335366A US9685351B2 US 9685351 B2 US9685351 B2 US 9685351B2 US 201414335366 A US201414335366 A US 201414335366A US 9685351 B2 US9685351 B2 US 9685351B2
- Authority
- US
- United States
- Prior art keywords
- lead frame
- wedge
- die
- forming
- mold lock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000000034 method Methods 0.000 title claims abstract description 43
- 230000008569 process Effects 0.000 claims description 21
- 238000004377 microelectronic Methods 0.000 claims description 5
- 150000001875 compounds Chemical class 0.000 abstract description 39
- 238000000465 moulding Methods 0.000 abstract description 8
- 239000000758 substrate Substances 0.000 description 22
- 229910052782 aluminium Inorganic materials 0.000 description 19
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 19
- 230000032798 delamination Effects 0.000 description 18
- 239000000463 material Substances 0.000 description 15
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 10
- 230000008901 benefit Effects 0.000 description 10
- 229910052802 copper Inorganic materials 0.000 description 10
- 239000010949 copper Substances 0.000 description 10
- 239000004065 semiconductor Substances 0.000 description 10
- 238000004806 packaging method and process Methods 0.000 description 9
- 229910052709 silver Inorganic materials 0.000 description 7
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 6
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 6
- 239000010931 gold Substances 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 238000012545 processing Methods 0.000 description 6
- 239000004332 silver Substances 0.000 description 6
- 229910000679 solder Inorganic materials 0.000 description 6
- 239000000853 adhesive Substances 0.000 description 5
- 230000001070 adhesive effect Effects 0.000 description 5
- 238000005538 encapsulation Methods 0.000 description 5
- 229910052737 gold Inorganic materials 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 235000012431 wafers Nutrition 0.000 description 4
- 239000002318 adhesion promoter Substances 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 230000000149 penetrating effect Effects 0.000 description 3
- 239000004020 conductor Substances 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 229920000620 organic polymer Polymers 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000001154 acute effect Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 239000008393 encapsulating agent Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 239000005350 fused silica glass Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000011344 liquid material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012858 packaging process Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4885—Wire-like parts or pins
- H01L21/4889—Connection or disconnection of other leads to or from wire-like parts, e.g. wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3142—Sealing arrangements between parts, e.g. adhesion promotors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29186—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2224/29188—Glasses, e.g. amorphous oxides, nitrides or fluorides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/29294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/292 - H01L2224/29291
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/83444—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H01L23/49551—Cross section geometry characterised by bent parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/183—Connection portion, e.g. seal
- H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3512—Cracking
- H01L2924/35121—Peeling or delaminating
Definitions
- the present invention is directed in general to the field of packaged integrated circuit devices.
- the present invention relates to an improved packaging scheme for producing integrated circuits with reduced delamination.
- Microchips are formed from a variety of dissimilar materials.
- a semiconductor die formed from silicon, gallium arsenide, germanium, or some other semiconductor material, may be attached to the flag portion of a lead frame and/or heatsink which may be formed with copper or some other thermally conductive material.
- the semiconductor die is bonded to the die flag with an adhesive material or structure, such as a die bond soldering compound.
- the lead frame includes a series of lead contacts that serve as the output electrical contacts for the microchip.
- metal wires extend between the semiconductor die and the lead contacts.
- a plastic mold compound encapsulates the semiconductor package.
- PQFN power QFN
- SOIC small outline integrated circuit
- Mold compound delamination often leads to electrical problems due to variation in the drain-source on-state resistance (Rdson) and compensation series resistance (CSR), and can also result in separation in the die attach region (die to solder, die to organic polymer adhesive, solder or adhesive to lead frame) in portions of the die attach interface. While the previous descriptions refer to lead frame-based packages, delamination of the encapsulation material from conductor regions on the surface of a printed circuit board-based (PCB) package, also referred to as an organic package, may also be a problem.
- PCB printed circuit board-based
- FIG. 1 is an isometric top view of an example lead frame having a die flag that is suitable for use in conjunction with selected embodiments of the present invention.
- FIG. 2 is an isometric top view of a lead frame assembly having a plurality of wire wedge bond loops formed around the periphery of the die flag.
- FIG. 3 is an isometric top view of a lead frame assembly having a plurality of wire wedge bond loops formed at one or more predetermined locations on the lead frame and die flag.
- FIG. 4 is an isometric top view of an example lead frame having an integrated circuit die affixed to the die flag.
- FIG. 5 is a cross-sectional view of the plurality of wire wedge bond loops located along view line 5 A- 5 B in FIG. 4 ,
- FIG. 6 is an isometric top view of a lead frame assembly after encapsulation of the wire wedge bond loops and integrated circuit die with a mold compound.
- FIG. 7 is a cross-sectional view of the encapsulated wire wedge bond loops and integrated circuit die located along view line 7 A- 7 B in FIG. 6 .
- FIG. 8 is an isometric top view of a lead frame assembly having a plurality of stud bumps formed at one or more predetermined locations on the lead frame and die flag.
- FIG. 9 is a cross-sectional and enlarged view of the encapsulated stud bumps located along view line 9 A- 9 B in FIG. 8 .
- FIG. 10 illustrates an example flow chart depicting a process of fabricating a lead frame assembly and integrated circuit with an encapsulation mold compound package in accordance with selected embodiments of the present invention.
- a method and apparatus are described for fabricating and packaging one or more integrated circuit die by forming a mechanical mold locking feature on a lead frame assembly and/or die flag, or on similar metal features on a printed circuit board-based (PCB) substrate assembly, to eliminate or reduce delamination between the lead frame or PCB substrate and the mold compound encapsulation.
- the mechanical mold locking feature is formed with one or more raised structures extending above the lead frame assembly and/or die flag, or the PCB substrate assembly, and protruding laterally to provide a mechanical engagement surface to securely lock the encapsulation package to the lead frame or PCB substrate assembly.
- Examples of such mechanical mold locking features include wire wedge bond loops or chains, stud bumps or other protruding structures having a raised and laterally protruding feature formed over the lead frame or PCB substrate.
- the top of each integrated circuit die may be covered with a molding compound using any desired packaging scheme, including but not limited to QFN (Quad Flat No leads), SOIC (Small-Outline Integrated Circuit), QFP (Quad Flat Package), BGA (Ball Grid Array), or LGA (Land Grid Array) packaging.
- QFN Quad Flat No leads
- SOIC Small-Outline Integrated Circuit
- QFP Quad Flat Package
- BGA Ball Grid Array
- LGA Land Grid Array
- FIG. 1 provides an isometric top view 10 of an example lead frame 100 having a die flag 104 that is suitable for use in conjunction with selected embodiments of the present invention.
- the lead frame 100 and die flag 104 may be produced by stamping or etching a portion of a metal (e.g., copper or copper alloy) strip with a predetermined pattern of lead frame features (e.g., die attach flags, interior electrical contacts, exterior electrical contacts, etc.).
- the exposed die flag 104 of the copper lead frame may be plated on at least the exterior surface (e.g., with NiPdAu).
- the depicted lead frame 100 includes a plurality of interior electrical contacts 106 , 109 and a plurality of exterior electrical contacts 110 that are connected to a dam bar 108 which is provided around the perimeter of lead frame 100 . As will be appreciated, portions of the dam bar 108 are later removed (i.e., trimmed) from lead frame 100 during device processing to physically separate and electrically isolate adjacent electrical contacts 106 / 109 , 110 .
- the depicted lead frame 100 also includes a die attach flag 104 that may be connected to the frame around the periphery and/or to the dam bar 108 . As shown, the die attach flag 104 is recessed below the remainder of the lead frame and attached thereto by a tie bar 105 , though this is not required in all embodiments.
- the die attach flag 104 is configured to support an integrated circuit (IC) die or device, such as an application specific integrated circuit (ASIC).
- IC integrated circuit
- ASIC application specific integrated circuit
- FIG. 1 the intended location of an IC die is indicated with the dashed lines 112 .
- multiple die flags may be included in a lead frame, each supporting a separate IC die.
- FIG. 2 there is illustrated processing of the lead frame 100 subsequent to FIG. 1 with an isometric top view 20 of a lead frame assembly having a plurality of wire wedge bond loops 114 formed around the periphery of the die flag 104 so as to be located outside the intended IC die location 112 .
- the wire wedge bond loops 114 may be formed as a continuous string of wire which is bonded to the die flag 104 at different locations to form a chain of wire bond loops.
- the wire wedge bond loops 114 may be formed with one or more separate wire wedge bond loops, or lengths of two or more loops formed where desired.
- the wire wedge bond loops 114 may be formed by stitch-bonding aluminum wire.
- Suitable materials for use in forming the wire wedge bond loops 114 includes, but is not limited to aluminum, copper, or gold wires, though other materials may also be used that are bondable to the underlying die flag 104 , or other desired metal surface.
- the wire wedge bond loops 114 are formed on the die flag 104 as raised (not etched, stamped, or recessed) mechanical locking features to prevent delamination between the die flag 104 and subsequently formed mold compound, thereby preventing declamination cracks from forming therebetween that can propagate to the die and then penetrating under the die.
- the areas of the die flag 104 to be bonded should have a bondable surface, such as Ag, or Ni/Pd/Au, or other surface finishes know to promote reliable wire bonding.
- the wedge bond loop segment(s) or chains may be formed and positioned on the die flag 104 to be close to the die edge so that the IC die may be attached to the die flag 104 at the intended IC die location 112 .
- one or more wire wedge bond loop segments may also be formed on other lead frame surface areas that often show delamination. Examples of such locations are shown in FIG. 3 which provides an isometric top view 30 of a lead frame assembly having a plurality of wire wedge bond loops 114 - 118 formed at one or more predetermined locations on the lead frame 100 and die flag 104 . As a first example, one or more wire wedge bond loops 115 may be formed along one of the interior electrical contacts 106 to prevent delamination at these locations.
- one or more wire wedge bond loops 116 , 117 , 118 may be formed at a larger contact pin, such as one of the larger silver plated areas 109 to prevent delamination at these locations.
- selected embodiments may also be implemented with substrate-based packages, such as ball grid array (BGA) packages where large metal areas are exposed before molding.
- BGA ball grid array
- the wire wedge bond loops 114 - 118 may be formed prior to die attach. However, it will also be appreciated that the wire wedge bond loops 114 - 118 may be formed on the die flag 104 after die attach, thereby avoiding a special process flow.
- FIG. 4 there is illustrated processing of the lead frame 100 subsequent to FIG. 3 with an isometric top view 40 of a lead frame assembly having an integrated circuit die 120 affixed to the die flag 104 .
- Any desired die bonding may be used to secure the IC die 120 to the die attach flag 104 with a suitable bonding material (e.g., epoxy, glass, gold preform, solder paste, etc.).
- a suitable bonding material e.g., epoxy, glass, gold preform, solder paste, etc.
- the IC die 120 is wire bonded to a selected group of interior electrical contacts 106 with, for example, segments of gold wire 121 .
- FIG. 5 there is illustrated a cross-sectional view 50 of the plurality of wire wedge bond loops 114 located along view line 5 A- 5 B in FIG. 4 .
- the shape of the wire bond loops provides an excellent profile or contour shape enabling the mold compound locking function.
- formation of the wire wedge bond loops 114 as aluminum wire loops provides a low loop height and allows the mold compound to flow under the loops for secure locking.
- other raised structures may be used to form the mechanical mold locking feature on the die flag 104 where such structures include lateral protrusions or extensions for mechanically locking with the mold compound.
- FIG. 6 there is illustrated processing of the lead frame 100 subsequent to FIG. 4 with an isometric top view 60 of an encapsulated device in which the lead frame 100 , integrated circuit die 120 , wire wedge bond loops 114 , and wire bonds 121 (not shown) are encapsulated with a molding compound 124 .
- wire wedge bond loops 115 - 118 are not shown, it will be appreciated that such structures may also be covered and encapsulated by the molding compound 124 .
- the assembled lead frame 100 and wire bonded die 120 may be encapsulated (e.g., with an over-molded or transfer molded with a composite material (e.g., plastic with a particulate filler material, such as fused silica) to create a molded body 122 , 124 .
- a composite material e.g., plastic with a particulate filler material, such as fused silica
- the top of the IC die 120 will be covered with the molding compound 124 and thereby protected from the environment.
- the exterior electrical contacts 110 may be bent and the dam bar 108 trimmed as part of the package processing.
- FIG. 7 there is illustrated a cross-sectional view 70 of the encapsulated wire wedge bond loops 114 and integrated circuit die 120 located along view line 6 A- 6 B in FIG. 6 .
- the wire bond loop features provide excellent and almost continuous (with chain stitch bond wire lengths) locking to the mold compound 124 .
- the mold compound 124 may contain aluminum adhesion promoters to promote chemical bonding to the aluminum wire loops 114 , further improving mold locking.
- the aluminum wires may have large diameters, where the large diameter structures of such aluminum wire loops provide enhanced strength for the mold compound lock function. For example, wire pull breaks on the 15 mil Al wire stitch bonds require a pull load of over 1000 g. In other embodiments, small diameter aluminum wires may also be used.
- the wire wedge bond loop structures provide a strong mechanical mold locking feature that extends above the die flag.
- the wire wedge bond loop structures described herein provide a laterally protruding element to enable the locking engagement with the mold compound.
- FIG. 8 illustrates processing of the lead frame 100 subsequent to FIG. 1 with an isometric top view 80 of a lead frame assembly having a plurality of stud bumps 214 - 215 formed at one or more predetermined locations on the lead frame 100 and die flag 104 .
- the stud bumps 214 are formed around the periphery of the die flag 104 so as to be located outside the intended IC die location 112 .
- the stud bumps 215 are formed as a fence around a down bond location (e.g., at a larger contact pin 109 ) that lifts due to delamination around the power die due to solder flux residue.
- the stud bumps 214 - 215 may be formed as wire bond stud bumps that are bonded to the die flag 104 at different locations.
- the stud bumps 214 - 215 may be formed with gold or copper ball bonds using conventional ball bonding processes in which a combination of heat, pressure and ultrasonic energy are applied form an intermetallic connection or weld between a wire and a connection pad or bonding site on the lead frame 100 .
- Suitable materials for use in forming the stud bumps 214 - 215 include, but are not limited to silver, aluminum, copper, or gold, though any other bond wire bump material may also be used that is bondable to the underlying die flag 104 . It is understood that the stud bumps may not have the idealized shape as stud bumps 214 .
- an aluminum stud would be formed by breaking the aluminum wire in the region immediately adjacent to the wedge bond, leaving a roughly rectangular-shaped aluminum stud.
- the stud bumps 214 - 215 are formed on the die flag 104 as raised (not etched, stamped, or recessed) mechanical locking features to prevent delamination between the die flag 104 and subsequently formed mold compound, thereby preventing delamination cracks from forming therebetween that can propagate to the die and then penetrating under the die.
- FIG. 9 there is illustrated a cross-sectional view 90 of the plurality of stud bumps 214 located along view line 9 A- 9 B in FIG. 8 .
- the shape of the stud bumps 214 should provide a laterally protruding profile or contour enabling the mold compound locking function.
- formation of the stud bumps 214 as copper or gold wire bond stud bumps on the die flag 104 provides a low stud height and allows the mold compound to flow under the convex-shaped periphery 216 , 217 of each stud bump 214 .
- the surfaces of the stud bumps 214 provide mold compound locking benefits as a combination of any surface adhesion (especially where mold compounds contain adhesion promoters to promote chemical bonding to the stud bump surface) and as structural connection due to the mold compound penetrating under the periphery 216 , 217 of the ball bonds 214 where it overhangs the surface of the underlying substrate (e.g., die flag, bond pad, lead frame, etc.).
- FIG. 10 illustrates an example flow chart depicting a process of fabricating a lead frame assembly and integrated circuit with a mold compound encapsulant package having protruding mold lock structures in accordance with selected embodiments of the present invention.
- the process begins at step 130 with the fabrication of a wafer using any desired semiconductor fabrication sequence.
- the wafer is formed to include a plurality of integrated circuit die, typically having identical circuitry.
- additional wafers may be fabricated with different integrated circuit die (e.g., power circuit die).
- each wafer is singulated into one or more integrated circuit dice.
- each integrated circuit die is placed on a lead frame structure which includes a die flag.
- the die flag may be configured in recessed relation to the remainder of the lead frame structure.
- a plurality of integrated circuit die may be aligned and affixed to the lead frame structure.
- the mold lock structures are formed on the lead frame and/or die flag die. As formed, the mold lock structures are raised (not half-etched) mechanical locking features which protrude laterally over the die flag or lead frame elements at predetermined locations. In selected embodiments, the mold lock features are formed as one or more wire wedge bond loops or chains using an aluminum, copper, silver or gold wire bonding process to form the loop or chain features on the die flag or lead frame elements.
- the mold lock features are formed as one or more aluminum, copper, silver, or gold ball bond studs, or wedge bond studs, using an aluminum, copper, silver or gold wire bonding process to form the stud bumps on the die flag or lead frame elements, such as by thermosonically or ultrasonically bonding electrical bond wires to the internal electrical leads or die flag(s) before cutting or pulling the wires away.
- the mold lock structures are formed at step 134 after the die attach step 132 .
- die attach contamination at the die flag where the mold lock structures are formed can be avoided.
- the integrated circuit die is electrically connected to the internal lead frame elements, such as by using a wire bonding process to connect the bond pads of the integrated circuit die to the internal electrical leads in the lead frame.
- the electrical bond wires are thermosonically bonded to the internal electrical leads and to the bond pads on the integrated circuit die, while in other embodiments the bond wires are connected ultrasonically.
- a molding compound is applied to surround and protect the die.
- the cross-section shape of the wire bond locks will provide a raised and laterally protruding structural contour for secure mold compound locking.
- aluminum wire loops provide a lateral structural loop height structure
- the aluminum wedge bond region provides a convex-shaped periphery under which the mold compound flows for secure locking.
- stud bump locks will provide a lateral contour for mold compound locking so that the mold compound flows under a convex-shaped periphery of each stud bump.
- Wedge bond loop segments and/or stud bumps may also be formed on other lead frame surface areas that often show delamination, such as large silver plated areas.
- the molding compound covers the electrical leads, bond pads, and bond wires at the topside surface of the die, thereby preventing corrosive materials or fluids from reaching the sensitive portions of the integrated circuit die.
- the added surface area provided by the aluminum wedge bond loops, and by the stud bumps provides increased adhesion of the mold compound, particularly when the mold compound is formulated with adhesion promoters for the metal used to form the wedge bond loops or stud bumps.
- the disclosed microchip structure includes a substrate structure and a first chip (e.g., a power integrated circuit die) affixed thereto, such as by using solder die attach.
- the substrate structure may include, in selected embodiments, a die flag portion of a lead frame structure having a plurality of lead frame elements which form electrical connectors.
- the microchip structure includes a mold lock affixed to and laterally protruding above the substrate structure.
- the mold lock may be formed with one or more wire wedge bond loops or chains formed on the substrate structure as raised mechanical locking features to prevent delamination between the molded body and the substrate structure.
- the mold lock may be formed with one or more stud bumps formed on the substrate structure as raised mechanical locking features to prevent delamination between the molded body and the substrate structure.
- the mold lock is formed with one or more dummy wire bond loops attached to a lead frame element of the substrate structure.
- the mold lock is formed with one or more wedge-to-wedge loops attached to the substrate structure and not to the first chip.
- the mold lock may also be formed as a plurality of mold lock structures which are positioned peripherally around a die flag or on one or more interior electrical contact leads or on a tie bar of the substrate structure, and/or as a plurality of mold lock structures which are positioned as a fence around a down bond region.
- the microchip structure includes a molded body formed at least partially around the first chip and around the mold lock to prevent delamination between the mold body and the substrate structure.
- the molded body is a QFN (Quad Flat No leads), SOIC (Small-Outline Integrated Circuit), QFP (Quad Flat Package), BGA (Ball Grid Array), LGA (Land Grid Array), PQFN (Power Quad Flat No leads), TSSOP (Thin Shrink Small Outline Package), PDIP (Plastic Dual In-line Package), or PLCC (Plastic Leaded Chip Carrier) packaging body.
- the microchip structure may also include or more electrical connectors which are affixed to electrically connect one or more bond pads formed on the first chip to a corresponding lead frame element of the substrate structure which extends through the molded body.
- a packaged microelectronic device and associated method for packaging same In another form, there is provided a packaged microelectronic device and associated method for packaging same.
- a lead frame is provided that has a first die paddle and one or more electrical connector elements.
- one or more positive mold lock structures are formed at predetermined locations on a top surface of the lead frame which laterally protrude above the top surface.
- the positive mold lock structures are formed using a wedge bonding process to form one or more wedge-to-wedge loops as dummy features, where the primary function is not an electrical function, on the lead frame.
- the positive mold lock structures are formed using a wedge bonding process to form one or more wedge-to-wedge loops on the first die paddle and/or on the one or more electrical connector elements.
- the positive mold lock structures are formed as one or more wedge-to-wedge loops which are positioned as a fence around a down bond region.
- the positive mold lock structures are formed using a ball bonding process to form one or more stud bumps on the first die paddle or on the one or more electrical connector elements or on a tie bar of the lead frame.
- the positive mold lock structures are formed by forming a stud bump by ultrasonically forming a wedge bond with an attached wire component and then breaking off the wire component directly adjacent to the wedge bond, leaving the wedge bond region as the stud bump on the first die paddle or on the one or more electrical connector elements or on a tie bar of the lead frame.
- a microelectronic device is mounted onto the lead frame before or after forming the one or more positive mold lock structures. Thereafter, a molded body is formed on at least the top surface of the lead frame to encapsulate the microelectronic device attached to the lead frame and engage with the one or more positive mold lock structures to promote adhesion between the molded body and the lead frame.
- the packaged device includes a lead frame substrate with one or more integrated circuit die attached on a first side.
- the packaged device also includes a plurality of raised wire bond mold lock structures formed on the first side of the lead frame substrate as wedge bond wire loops or stud bumps.
- the packaged device includes a molded body which encapsulates the one or more integrated circuit die and mechanically interlocks with the plurality of raised wire bond mold lock structures by flowing around and below over-hanging elements of the raised wire bond mold lock structures to improve adhesion between the molded body and the lead frame substrate.
- the described exemplary embodiments disclosed herein are directed to various packaged semiconductor devices and methods for making same, the present invention is not necessarily limited to the example embodiments which illustrate inventive aspects of the present invention that are applicable to a wide variety of device packaging processes and/or devices. While the disclosed packaged semiconductor devices may be implemented with one or more power integrated circuits formed on a lead frame assembly, the fabrication process described herein is not limited to any particular integrated circuit arrangement or lead frame connector assembly, but is also applicable to any one of numerous package devices that include an encapsulating material formed to protect integrated circuit die mounted on a die flag.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/335,366 US9685351B2 (en) | 2014-07-18 | 2014-07-18 | Wire bond mold lock method and structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/335,366 US9685351B2 (en) | 2014-07-18 | 2014-07-18 | Wire bond mold lock method and structure |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160020182A1 US20160020182A1 (en) | 2016-01-21 |
US9685351B2 true US9685351B2 (en) | 2017-06-20 |
Family
ID=55075210
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/335,366 Active 2034-07-19 US9685351B2 (en) | 2014-07-18 | 2014-07-18 | Wire bond mold lock method and structure |
Country Status (1)
Country | Link |
---|---|
US (1) | US9685351B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11121072B1 (en) | 2020-03-16 | 2021-09-14 | Nxp Usa, Inc. | Semiconductor device with isolation structure |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ITTO20150231A1 (en) | 2015-04-24 | 2016-10-24 | St Microelectronics Srl | PROCEDURE FOR PRODUCING LEAD FRAME FOR CORRESPONDING ELECTRONIC COMPONENTS, COMPONENT AND IT PRODUCT |
US20170057810A1 (en) * | 2015-09-01 | 2017-03-02 | Apple Inc. | Strain Reduction and Sensing on Package Substrates |
US20180301402A1 (en) * | 2017-04-12 | 2018-10-18 | Texas Instruments Incorporated | Integration of a passive component in a cavity of an integrated circuit package |
US11430722B2 (en) | 2017-04-12 | 2022-08-30 | Texas Instruments Incorporated | Integration of a passive component in a cavity of an integrated circuit package |
IT201700089965A1 (en) | 2017-08-03 | 2019-02-03 | St Microelectronics Srl | PROCESS OF PRODUCTION OF ELECTRONIC COMPONENTS AND CORRESPONDING ELECTRONIC COMPONENT |
CN112447618A (en) * | 2019-08-27 | 2021-03-05 | 恩智浦美国有限公司 | Metal migration prevention on IC package |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0687008A2 (en) | 1994-06-06 | 1995-12-13 | Motorola, Inc. | Method and apparatus for improving interfacial adhesion between a polymer and a metal |
US20030122224A1 (en) * | 2001-12-28 | 2003-07-03 | Jung-Chun Shih | Lead frame with dual thin film coated on inner lead terminal |
US7091602B2 (en) | 2002-12-13 | 2006-08-15 | Freescale Semiconductor, Inc. | Miniature moldlocks for heatsink or flag for an overmolded plastic package |
US20070267731A1 (en) | 2006-05-17 | 2007-11-22 | Punzalan Jeffrey D | Integrated circuit package system with different mold locking features |
US20080131294A1 (en) * | 2003-12-08 | 2008-06-05 | Koehl Robert M | Pump controller system and method |
US20090224381A1 (en) | 2005-11-16 | 2009-09-10 | Masamichi Ishihara | Double-faced electrode package and its manufacturing method |
US7750486B2 (en) | 2004-09-14 | 2010-07-06 | Denso Corporation | Sensor device having stopper for limitting displacement |
US7808089B2 (en) | 2007-12-18 | 2010-10-05 | National Semiconductor Corporation | Leadframe having die attach pad with delamination and crack-arresting features |
US20110027943A1 (en) | 2009-05-28 | 2011-02-03 | Texas Instruments Incorporated | Stud Bumps as Local Heat Sinks During Transient Power Operations |
US7977773B1 (en) | 2006-07-17 | 2011-07-12 | Marvell International Ltd. | Leadframe including die paddle apertures for reducing delamination |
-
2014
- 2014-07-18 US US14/335,366 patent/US9685351B2/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0687008A2 (en) | 1994-06-06 | 1995-12-13 | Motorola, Inc. | Method and apparatus for improving interfacial adhesion between a polymer and a metal |
US20030122224A1 (en) * | 2001-12-28 | 2003-07-03 | Jung-Chun Shih | Lead frame with dual thin film coated on inner lead terminal |
US7091602B2 (en) | 2002-12-13 | 2006-08-15 | Freescale Semiconductor, Inc. | Miniature moldlocks for heatsink or flag for an overmolded plastic package |
US20080131294A1 (en) * | 2003-12-08 | 2008-06-05 | Koehl Robert M | Pump controller system and method |
US7750486B2 (en) | 2004-09-14 | 2010-07-06 | Denso Corporation | Sensor device having stopper for limitting displacement |
US20090224381A1 (en) | 2005-11-16 | 2009-09-10 | Masamichi Ishihara | Double-faced electrode package and its manufacturing method |
US20070267731A1 (en) | 2006-05-17 | 2007-11-22 | Punzalan Jeffrey D | Integrated circuit package system with different mold locking features |
US7977773B1 (en) | 2006-07-17 | 2011-07-12 | Marvell International Ltd. | Leadframe including die paddle apertures for reducing delamination |
US7808089B2 (en) | 2007-12-18 | 2010-10-05 | National Semiconductor Corporation | Leadframe having die attach pad with delamination and crack-arresting features |
US20110027943A1 (en) | 2009-05-28 | 2011-02-03 | Texas Instruments Incorporated | Stud Bumps as Local Heat Sinks During Transient Power Operations |
Non-Patent Citations (2)
Title |
---|
Coors Tek, Inc., Gaiser Precision Bonding Tools, Wedge Bonding, Nov. 28, 2007. |
P. Adamson, International Rectifier, Lead-Free Packaging for Discrete Power Semiconductors, JEDEC Conference, Apr./May 2002. |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11121072B1 (en) | 2020-03-16 | 2021-09-14 | Nxp Usa, Inc. | Semiconductor device with isolation structure |
Also Published As
Publication number | Publication date |
---|---|
US20160020182A1 (en) | 2016-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9685351B2 (en) | Wire bond mold lock method and structure | |
US8836101B2 (en) | Multi-chip semiconductor packages and assembly thereof | |
US8329509B2 (en) | Packaging process to create wettable lead flank during board assembly | |
US8115299B2 (en) | Semiconductor device, lead frame and method of manufacturing semiconductor device | |
US6927479B2 (en) | Method of manufacturing a semiconductor package for a die larger than a die pad | |
US8455304B2 (en) | Routable array metal integrated circuit package fabricated using partial etching process | |
US20090189261A1 (en) | Ultra-Thin Semiconductor Package | |
US9917039B2 (en) | Method of forming a semiconductor package with conductive interconnect frame and structure | |
US20080290487A1 (en) | Lead frame for semiconductor device | |
CN104934404B (en) | Semiconductor device and method for manufacturing the same | |
US9887149B2 (en) | Cavity package with die attach pad | |
US20230187223A1 (en) | Semiconductor package with flip chip solder joint capsules | |
US20220189856A1 (en) | Die attachment for semiconductor device packaging and method therefor | |
US9553068B2 (en) | Integrated circuit (“IC”) assembly includes an IC die with a top metallization layer and a conductive epoxy layer applied to the top metallization layer | |
US20090261461A1 (en) | Semiconductor package with lead intrusions | |
US20090206459A1 (en) | Quad flat non-leaded package structure | |
US8987881B2 (en) | Hybrid lead frame and ball grid array package | |
US10290593B2 (en) | Method of assembling QFP type semiconductor device | |
US20150084169A1 (en) | Semiconductor package with stress relief and heat spreader | |
US12125780B2 (en) | Extendable inner lead for leaded package | |
US11676885B2 (en) | Semiconductor device packaging leadframe assembly and method therefor | |
US20230187327A1 (en) | Leadless semiconductor package with internal gull wing lead structures | |
CN117912965A (en) | Semiconductor device with heat dissipation and method thereof | |
KR100357876B1 (en) | semiconductor package and its manufacturing method | |
US20140339690A1 (en) | Elimination of Die-Top Delamination |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HIGGINS, LEO M., III;REEL/FRAME:033344/0775 Effective date: 20140718 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:034160/0351 Effective date: 20141030 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:034153/0027 Effective date: 20141030 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:034160/0370 Effective date: 20141030 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:034153/0027 Effective date: 20141030 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:034160/0351 Effective date: 20141030 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:034160/0370 Effective date: 20141030 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0921 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037458/0502 Effective date: 20151207 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037458/0460 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:040626/0683 Effective date: 20161107 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:041414/0883 Effective date: 20161107 Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016;ASSIGNORS:NXP SEMICONDUCTORS USA, INC. (MERGED INTO);FREESCALE SEMICONDUCTOR, INC. (UNDER);SIGNING DATES FROM 20161104 TO 20161107;REEL/FRAME:041414/0883 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CHIP PACKAGING TECHNOLOGIES, LLC, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NXP USA, INC.;REEL/FRAME:068541/0903 Effective date: 20240731 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |