[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US8897650B2 - Sending/receiving system, sending/receiving method, and non-transitory computer-readable medium - Google Patents

Sending/receiving system, sending/receiving method, and non-transitory computer-readable medium Download PDF

Info

Publication number
US8897650B2
US8897650B2 US13/589,376 US201213589376A US8897650B2 US 8897650 B2 US8897650 B2 US 8897650B2 US 201213589376 A US201213589376 A US 201213589376A US 8897650 B2 US8897650 B2 US 8897650B2
Authority
US
United States
Prior art keywords
sending
link
receiving apparatus
optical
establishment information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US13/589,376
Other versions
US20130177324A1 (en
Inventor
Hirokazu Tsubota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujifilm Business Innovation Corp
Original Assignee
Fuji Xerox Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Xerox Co Ltd filed Critical Fuji Xerox Co Ltd
Assigned to FUJI XEROX CO., LTD. reassignment FUJI XEROX CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TSUBOTA, HIROKAZU
Publication of US20130177324A1 publication Critical patent/US20130177324A1/en
Application granted granted Critical
Publication of US8897650B2 publication Critical patent/US8897650B2/en
Assigned to FUJIFILM BUSINESS INNOVATION CORP. reassignment FUJIFILM BUSINESS INNOVATION CORP. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: FUJI XEROX CO., LTD.
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/25—Arrangements specific to fibre transmission

Definitions

  • the present invention relates to a sending/receiving system, a sending/receiving method, and a non-transitory computer-readable medium.
  • a sending/receiving system including a first sending/receiving apparatus and a second sending/receiving apparatus.
  • the first sending/receiving apparatus includes a first sending section that serially sends link establishment information via multiple first transmission channels. The link establishment information is used to establish a link.
  • the second sending/receiving apparatus includes a second sending section, multiple link establishing sections, and a controller. The second sending section serially sends link establishment information to the first sending/receiving apparatus via a second transmission channel. The link establishment information is used to establish a link.
  • Each of the multiple link establishing sections is a section that is provided for a corresponding one of the multiple first transmission channels and that establishes a link in the corresponding first transmission channel on the basis of the link establishment information which has been sent from the first sending section of the first sending/receiving apparatus.
  • the controller causes the second sending section to send the link establishment information in order to cause the first sending/receiving apparatus to establish a link in the second transmission channel.
  • FIG. 1 is a block diagram illustrating an example of a configuration of a sending/receiving system according to a first exemplary embodiment of the present invention
  • FIG. 2 is a diagram for explaining establishment of a link
  • FIG. 3 is a timing chart illustrating an example of an operation of establishing links between first and second sending/receiving apparatuses in the first exemplary embodiment
  • FIG. 4A is a flowchart illustrating an example of an operation of the first sending/receiving apparatus in the first exemplary embodiment
  • FIG. 4B is a flowchart illustrating an example of an operation of the second sending/receiving apparatus in the first exemplary embodiment
  • FIG. 5 is a timing chart illustrating an example of the operation of establishing links in the case where the power of the first sending/receiving apparatus is turned on earlier than the power of the second sending/receiving apparatus;
  • FIG. 6 is a timing chart illustrating an example of the operation of establishing links in the case where the power of the second sending/receiving apparatus is turned on earlier than the power of the first sending/receiving apparatus;
  • FIG. 7 is a block diagram illustrating an example of a configuration of a sending/receiving system according to a second exemplary embodiment of the present invention.
  • FIG. 8 is a timing chart illustrating an example of an operation of establishing links between first and second sending/receiving apparatuses in the second exemplary embodiment.
  • FIG. 1 is a block diagram illustrating an example of a configuration of a sending/receiving system according to a first exemplary embodiment of the present invention.
  • a sending/receiving system 1 is a system in which a first sending/receiving apparatus 2 and a second sending/receiving apparatus 4 are connected via a transmission channel 3 that is used to serially send and receive information.
  • the transmission channel 3 includes a first lane 31 , a second lane 32 , and a third lane 33 .
  • the first and second lanes 31 and 32 correspond to multiple first transmission channels
  • the third lane 33 corresponds to a second transmission channel.
  • the first sending/receiving apparatus 2 includes an input/output controller 21 , a packet controller 22 , a link controller 23 , bit encoders 24 A and 24 B, a bit decoder 25 , parallel/serial converters (P/S) 26 A and 26 B, and a serial/parallel converter (S/P) 27 .
  • the bit encoder 24 A and the bit encoder 24 B are provided so as to correspond to the first lane 31 and the second lane 32 , respectively, and the bit decoder 25 is provided so as to correspond to the third lane 33 .
  • the parallel/serial converter 26 A and the parallel/serial converter 26 B are provided so as to correspond to the first lane 31 and the second lane 32 , respectively, and the serial/parallel converter 27 is provided so as to correspond to the third lane 33 .
  • the parallel/serial converters 26 A and 26 B are examples of a first sending section that sends link establishment information which is used to establish a link.
  • the serial/parallel converter 27 is an example of a receiving section that receives link establishment information and a link establishing section that establishes a link in the third lane 33 .
  • the second sending/receiving apparatus 4 includes serial/parallel converters (S/P) 41 A and 41 B, a parallel/serial converter (P/S) 42 , bit decoders 43 A and 43 B, a bit encoder 44 , a link controller 45 , a packet controller 46 , and an input/output controller 47 .
  • the serial/parallel converter 41 A and the serial/parallel converter 41 B are provided so as to correspond to the first lane 31 and the second lane 32 , respectively, and the parallel/serial converter 42 is provided so as to correspond to the third lane 33 .
  • the bit decoder 43 A and the bit decoder 43 B are provided so as to correspond to the first lane 31 and the second lane 32 , respectively, and the bit encoder 44 is provided so as to correspond to the third lane 33 .
  • the serial/parallel converters 41 A and 41 B are examples of receiving sections that receive link establishment information and link establishing sections that establish links in the first and second lanes 31 and 32 .
  • the parallel/serial converter 42 is an example of a second sending section that sends link establishment information.
  • the data transmission amount of the first sending/receiving apparatus 2 is larger than that of the second sending/receiving apparatus 4 . Accordingly, the first and second lanes 31 and 32 are used for transmission from the first sending/receiving apparatus 2 to the second sending/receiving apparatus 4 (used for a downward direction), and the third lane 33 is used for transmission from the second sending/receiving apparatus 4 to the first sending/receiving apparatus 2 (used for an upward direction).
  • the first sending/receiving apparatus 2 sends, to the second sending/receiving apparatus 4 via the first and second lanes 31 and 32 , image information that has been reproduced by, for example, a reproduction apparatus that is not illustrated.
  • the second sending/receiving apparatus 4 outputs the image information, which has been sent from the first sending/receiving apparatus 2 , to, for example, an image display apparatus that is not illustrated, and sends status information to the first sending/receiving apparatus 2 via the third lane 33 .
  • An electric cable through which electric signals are transmitted or an optical cable through which optical signals are transmitted may be used as the transmission channel 3 .
  • an electric cable is used.
  • Each of the first lane 31 , the second lane 32 , and the third lane 33 included in the transmission channel 3 is constituted by two lines, and may be constituted by differential lines through which differential signals are transmitted.
  • the number of lanes included in the transmission channel 3 is not limited to that in the present exemplary embodiment.
  • the number of lanes used for the upward direction and the number of lanes used for the downward direction may be the same. Alternatively, the number of lanes used for the downward direction may be larger than that used for the upward direction.
  • the input/output controller 21 of the first sending/receiving apparatus 2 sends/receives data to/from, for example, a reproducing apparatus.
  • the input/output controller 47 of the second sending/receiving apparatus 4 sends/receives data to/from, for example, an image display apparatus.
  • the packet controller 22 of the first sending/receiving apparatus 2 packetizes data in order to perform serial data transmission.
  • the packet controller 22 extracts data from packetized data.
  • the packet controller 46 of the second sending/receiving apparatus 4 extracts data from packetized data, and, for the upward direction, packetizes data in order to perform serial data transmission.
  • the link controller 23 of the first sending/receiving apparatus 2 sets initial settings for the parallel/serial converters 26 A and 26 B and the serial/parallel converter 27 when the power of the first sending/receiving apparatus 2 is turned on, and performs link control in the case where serial transmission is performed between the first sending/receiving apparatus 2 and the second sending/receiving apparatus 4 .
  • the link controller 45 of the second sending/receiving apparatus 4 sets initial settings for the serial/parallel converters 41 A and 41 B and the parallel/serial converter 42 when the power of the second sending/receiving apparatus 4 is turned on, and performs link control in the case where serial transmission is performed between the first sending/receiving apparatus 2 and the second sending/receiving apparatus 4 .
  • the link controllers 23 and 45 are configured so as not to output link establishment information used for link control.
  • Each of the bit encoders 24 A and 24 B of the first sending/receiving apparatus 2 and the bit encoder 44 of the second sending/receiving apparatus 4 has a pair of 8B/10B encoders (8B10B) 241 and 242 that perform 8B/10B encoding in which, among 16 bits, the upper 8 bits are encoded into 10 bits and the lower 8 bits are encoded into 10 bits as illustrated in FIG. 2 described below.
  • Each of the bit decoders 43 A and 43 B of the first sending/receiving apparatus 2 and the bit decoder 25 of the second sending/receiving apparatus 4 has a pair of 10B/8B decoders (10B8B) 431 and 432 that perform 10B/8B decoding in which, among 20 bits, the upper 10 bits are decoded into 8 bits and the lower 10 bits are decoded into 8 bits.
  • 8B/10B encoding is performed in order to adjust DC balance so that an appropriate number of 0s and an appropriate number of 1s are included in transmitted data.
  • each of data blocks in units of 8 bits is encoded into 10-bit data which is determined advance and in which the ratio of the number of 0s to the number of 1s close to 50%, thereby adjusting DC balance.
  • Each of the parallel/serial converters 26 A and 26 B of the first sending/receiving apparatus 2 and the parallel/serial converter 42 of the second sending/receiving apparatus 4 performs conversion (P/S conversion) from parallel data into serial data, and has registers.
  • P/S conversion conversion
  • settings for a de-emphasis in which DC components of a signal waveform are attenuated settings for a pre-emphasis in which high-frequency components of a signal waveform are emphasized, a differential voltage, and so forth are set as initial settings when the power of a corresponding one of the first and second sending/receiving apparatuses 2 and 4 is turned on.
  • a function of performing P/S conversion and S/P conversion is referred to as a “serializer/deserializer (SerDes) function”.
  • Each of the serial/parallel converter 27 of the first sending/receiving apparatus 2 and the serial/parallel converters 41 A and 41 B of the second sending/receiving apparatus 4 performs conversion (S/P conversion) from serial data into parallel data, and has registers.
  • settings for an equalizer that performs correction for deterioration of a signal waveform in the transmission channel 3 , and so forth are set as initial settings when the power of a corresponding one of the first and second sending/receiving apparatuses 2 and 4 is turned on.
  • the sections such as the input/output controller 21 and the serial/parallel converters 41 A and 41 B, included in the first and second sending/receiving apparatuses 2 and 4
  • some or all of the sections are configured using a hardware circuit, such as reconfigurable circuit (a field programmable gate array (FPGA)), an application specific integrated circuit (ASIC), or a dedicated large scale integrated (LSI) circuit.
  • a central processing unit CPU may operate in according with a program in each computer, whereby the sections, such as the input/output controller 21 and the serial/parallel converters 41 A and 41 B, included in the first and second sending/receiving apparatuses 2 and 4 may be realized.
  • a SERDES function may be used, in which the bit width of a parallel part can be selected from the alternatives, such as 10 bits, 20 bits, and 36 bits.
  • the bit width is set to 16 bits for such a SERDES function to be used
  • 16 bits are encoded into 20 bits by the two 8B/10B encoders 241 and 242 .
  • the 20 bits are divided into individual bits by a corresponding one of the parallel/serial converters 26 A and 26 B. In this case, 20 bits constituted by the individual bits are treated as one block.
  • data represented by K28.5(10 bits)+D24.3(10 bits) is repeatedly sent as link establishment information from a sending side, thereby making a request to establish a link.
  • the individual bits are grouped in units of 10 bits by each of the serial/parallel converters 41 A and 41 B, thereby obtaining 10 bits and 10 bits.
  • the 10 bits and 10 bits are decoded into upper 8 bits and lower 8 bits by the 10B/8B decoder 431 and the 10B/8B decoder 432 , respectively, of a corresponding one of the bit decoders 43 A and 43 B.
  • Each of the serial/parallel converters 41 A and 41 B on the receiving side compares received data with the data represented by K28.5+D24.3, and finds the first one of positions at which the received data matches the data represented by K28.5+D24.3 (a boundary between the first 20 bits and the next 20 bits, which is indicated by the arrow in FIG. 2 ), (thereby performing alignment adjustment).
  • Each of the serial/parallel converters 41 A and 41 B performs data synchronization control or the like on the basis of the positions at which the received data matches the data represented by K28.5+D24.3, thereby establishing a link.
  • the link establishment information is not limited to K28.5+D24.3 mentioned above.
  • another K code or another D code may be used.
  • D24.3+K28.5 that is obtained by exchanging the K code and the D code may be used.
  • a K code or a D code may be used alone.
  • FIG. 3 is a timing chart illustrating an example of an operation of establishing links between the first and second sending/receiving apparatuses in the first exemplary embodiment.
  • FIG. 4A is a flowchart illustrating an example of an operation of the first sending/receiving apparatus in the first exemplary embodiment
  • FIG. 4B is a flowchart illustrating an example of an operation of the second sending/receiving apparatus in the first exemplary embodiment.
  • the link controller 23 instructs the parallel/serial converters 26 A and 26 B to output link establishment information, e.g., data represented by K28.5+D24.3, to the first and second lanes 31 and 32 (step S 12 ).
  • the parallel/serial converters 26 A and 26 B repeatedly send the data represented by K28.5+D24.3 to the second sending/receiving apparatus 4 via the first lane 31 and the second lane 32 , which correspond to the parallel/serial converters 26 A and 26 B, respectively, thereby making requests to establish links.
  • step S 21 when the serial/parallel converters 41 A and 41 B receive the data represented by K28.5+D24.3, as described with reference to FIG. 2 , alignment adjustment is performed, and links are established (YES in step S 22 and YES in step S 23 ).
  • the serial/parallel converter 41 A provides, for the link controller 45 , a notification saying that a link has been established.
  • the serial/parallel converter 41 B provides, for the link controller 45 , a notification saying that a link has been established.
  • the serial/parallel converters 41 A and 41 B enter an idle state.
  • the link controller 45 When the link controller 45 receives the notifications, each of which says that a link has been established, from both the serial/parallel converters 41 A and 41 B, the link controller 45 instructs the parallel/serial converter 42 to output link establishment information, e.g., data by represented by K28.5+D24.3, to the third lane 33 .
  • the parallel/serial converter 42 repeatedly sends the data by represented by K28.5+D24.3 to the first sending/receiving apparatus 2 via the third lane 33 , thereby making a request to establish a link (step S 24 ).
  • serial/parallel converter 27 of the first sending/receiving apparatus 2 receives the data represented by K28.5+D24.3, alignment adjustment is performed, and a link is established (YES in step S 13 ).
  • the serial/parallel converter 27 provides, for the link controller 23 , a notification saying that a link has been established.
  • the serial/parallel converter 27 enters the idle state.
  • the link controller 23 instructs the parallel/serial converters 26 A and 26 B to output information indicating that a link operation has finished, e.g., data represented by K30.7+D21.4, to the first and second lanes 31 and 32 , respectively.
  • the parallel/serial converters 26 A and 26 B repeatedly send the data represented by K30.7+D21.4 to the second sending/receiving apparatus 4 via the first lane 31 and the second lane 32 , which correspond to the parallel/serial converters 26 A and 26 B, respectively (step S 14 ). After that, the first sending/receiving apparatus 2 enters a normal operation, i.e., an operation of sending data (image information) (step S 15 ).
  • the serial/parallel converters 41 A and 41 B of the second sending/receiving apparatus 4 receive the data represented by K30.7+D21.4
  • the serial/parallel converters 41 A and 41 B provide notifications, each of which says that the link operation has finished, for the link controller 45 .
  • the link controller 45 receives the notifications, each of which says that the link operation has finished, from both the serial/parallel converters 41 A and 41 B (step S 25 )
  • the second sending/receiving apparatus 4 enters a normal operation, i.e., an operation of receiving data (image information) (step S 26 ).
  • FIG. 5 is a timing chart illustrating an example of the operation of establishing links in the case where the power of the first sending/receiving apparatus 2 is turned on earlier than the power of the second sending/receiving apparatus 4 .
  • the link controller 23 sets initial settings for the parallel/serial converters 26 A and 26 B and the serial/parallel converter 27 . After the initial settings have been set, as illustrated in FIG. 3 , the link operation including, for example, sending of link establishment information is performed. Because the power of the second sending/receiving apparatus 4 has not yet been turned on at this stage, the second sending/receiving apparatus 4 is not able to perform alignment adjustment.
  • the link controller 45 sets initial settings for the serial/parallel converters 41 A and 41 B and the parallel/serial converter 42 . After the initial settings have been set, as illustrated in FIG. 3 , the link operation including, for example, alignment adjustment is performed.
  • the link operation may be finished within a time period similar to that in the case illustrated in FIG. 3 .
  • FIG. 6 is a timing chart illustrating an example of the operation of establishing links in the case where the power of the second sending/receiving apparatus 4 is turned on earlier than the power of the first sending/receiving apparatus 2 .
  • the link controller 45 sets initial settings for the parallel/serial converters 41 A and 41 B and the parallel/serial converter 42 .
  • the link controller 23 sets initial settings for the parallel/serial converters 26 A and 26 B and the serial/parallel converter 27 .
  • the link operation including, for example, sending of link establishment information is performed. Because the power of the second sending/receiving apparatus 4 has already been turned on at this stage, as illustrated in FIG. 3 , the operation including, for example, alignment adjustment is performed.
  • the link operation may be finished within a time period similar to that in the case illustrated in FIG. 3 .
  • establishment of links may be finished within a time period shorter than that in the case where a configuration in which the first and second sending/receiving apparatuses 2 and 4 simultaneously send link establishment information to each other is used.
  • FIG. 7 is a block diagram illustrating an example of a configuration of a sending/receiving system according to a second exemplary embodiment of the present invention.
  • an electric cable is used as the transmission channel 3 in the first exemplary embodiment
  • an optical cable is used as a transmission channel 13 in the present exemplary embodiment.
  • the sending/receiving system 1 includes a first sending/receiving apparatus 2 and a second sending/receiving apparatus 4 that is connected to the first sending/receiving apparatus 2 via the transmission channel 13 including a first lane 31 , a second lane 32 , and a third lane 33 .
  • the first sending/receiving apparatus 2 includes an input/output controller 21 , a packet controller 22 , a link controller 23 , bit encoders 24 A and 24 B, a bit decoder 25 , parallel/serial converters 26 A and 26 B, and a serial/parallel converter 27 .
  • the first sending/receiving apparatus 2 further includes optical-signal sending sections 28 A and 28 B that are provided so as to correspond to the first lane 31 and the second lane 32 , respectively, and an optical-signal receiving section 29 that is provided so as to correspond to the third lane 33 .
  • Each of the optical-signal sending sections 28 A and 28 B includes a light emitting unit, such as a laser diode (LD), and a driving unit that drives the light emitting unit, such as an LD driver.
  • the optical-signal receiving section 29 includes a light receiving unit, such as a photo diode (PD), and an amplification unit that amplifies an output signal of the light receiving unit.
  • the link controller 23 controls the optical-signal sending sections 28 A and 28 B so that verification information is transmitted using optical signals having optical power per unit time which is smaller than optical power per unit time in the case of sending link establishment information, e.g., using optical signals that intermittently emit light, before the link establishment information is sent to the first and second lanes 31 and 32 .
  • the verification information is information that is used to verify whether or not an optical signal reaches the second sending/receiving apparatus 4 and that is different from the link establishment information. Verification information that is different from link establishment information is sent as an optical signal from the second sending/receiving apparatus 4 to the first sending/receiving apparatus 2 .
  • the link controller 23 controls the optical-signal sending sections 28 A and 28 B so that link establishment information and information subsequent thereto are sent using optical signals that continuously emit light.
  • the second sending/receiving apparatus 4 includes serial/parallel converters 41 A and 41 B, a parallel/serial converter 42 , bit decoders 43 A and 43 B, a bit encoder 44 , a link controller 45 , a packet controller 46 , and an input/output controller 47 .
  • the second sending/receiving apparatus 4 further includes optical-signal receiving sections 48 A and 48 B that are provided so as to correspond to the first lane 31 and the second lane 32 , respectively, and an optical-signal sending section 49 that is provided so as to correspond to the third lane 33 .
  • the optical-signal sending section 49 includes a light emitting unit, such as an LD, and a driving unit that drives the light emitting unit, such as an LD driver.
  • Each of the optical-signal receiving sections 48 A and 48 B includes a light receiving unit, such as a PD, and an amplification unit that amplifies an output signal of the light receiving unit.
  • the link controller 45 controls the optical-signal sending section 49 so that verification information is transmitted using an optical signal having optical power per unit time which is smaller than optical power per unit time in the case of sending link establishment information, e.g., using an optical signal that intermittently emits light, before the link establishment information is sent to the third lane 33 .
  • the verification information is information that is used to verify whether or not an optical signal reaches the first sending/receiving apparatus 2 and that is different from the link establishment information.
  • link controller 45 controls the optical-signal sending section 49 so that link establishment information and information subsequent thereto are sent using an optical signal that continuously emits light.
  • optical fibers a sheet-like optical transmission medium in which multiple cores are covered with a cladding, or the like may be used as an optical cable.
  • an optical-electrical composite cable through which optical signals and electric signals are transmitted may be used as the transmission channel.
  • an optical-signal sending section is provided on the optical-signal sending side
  • an optical-signal receiving section is provided on the optical-signal receiving side.
  • FIG. 8 is a timing chart illustrating an example of an operation of establishing links between the first and second sending/receiving apparatuses in the second exemplary embodiment.
  • the link controller 23 of the first sending/receiving apparatus 2 controls the optical-signal sending sections 28 A and 28 B so that verification information, e.g., data represented by K28.0+D21.4, will be sent using optical signals that intermittently emit light.
  • the optical-signal sending sections 28 A and 28 B repeatedly send the data represented by K28.0+D21.4 to the second sending/receiving apparatus 4 via the first lane 31 and the second lane 32 , which correspond to the optical-signal sending sections 28 A and 28 B, respectively.
  • the optical-signal receiving section 48 A and 48 B of the second sending/receiving apparatus 4 detects the verification information (detection of optical signals is completed)
  • the optical-signal receiving section provides, for the link controller 45 , a notification saying that the verification information has been detected.
  • the link controller 45 controls the optical-signal sending section 49 so that verification information, e.g., data represented by K28.0+D21.4, will be sent using an optical signal that intermittently emits light.
  • the optical-signal sending section 49 repeatedly sends the data represented by K28.0+D21.4 to the first sending/receiving apparatus 2 via the third lane 33 .
  • the optical-signal receiving section 29 of the first sending/receiving apparatus 2 detects the verification information
  • the optical-signal receiving section 29 provides, for the link controller 23 , a notification saying that the verification information has been detected.
  • the link controller 23 instructs the parallel/serial converters 26 A and 26 B to output link establishment information.
  • the link controller 23 controls the optical-signal sending sections 28 A and 28 B so that the link establishment information and information subsequent thereto are sent using optical signals that continuously emit light. After that, in the first sending/receiving apparatus 2 , the link operation is performed as in the first exemplary embodiment.
  • the link establishment information has been sent as optical signals from the first sending/receiving apparatus 2 to the second sending/receiving apparatus 4 , and the parallel/serial converters 41 A and 41 B establish links on the basis of the link establishment information.
  • the serial/parallel converters 41 A and 41 B provide notifications, each of which says that a link has been established, for the link controller 45 , and the serial/parallel converters 41 A and 41 B enter an idle state.
  • the link controller 45 When the link controller 45 receives the notifications, each of which says that a link has been established, from both the serial/parallel converters 41 A and 41 B, the link controller 45 controls the parallel/serial converter 42 and the optical-signal sending section 49 so that link establishment information will be sent using an optical signal that continuously emits light.
  • the optical-signal sending section 49 sends, using an optical signal that continuously emits light, the link establishment information to the first sending/receiving apparatus 2 via the third lane 33 . After that, in the second sending/receiving apparatus 4 , the link operation is performed as in the first exemplary embodiment.
  • verification information is sent using an optical signal that intermittently emits light, and, only after a response to the verification information has been made, be an optical light signal that continuously emits light sent. Accordingly, the optical power per unit time is reduced, and, consequently, the degree of safety is increased, compared with those in the case where high-power laser is continuously output.
  • terminals at which a voltage is changed to a high level or a low level in accordance with whether or not an optical-signal sending section and an optical-signal receiving section are connected may be provided, and switching between an optical transmission algorithm and an electrical transmission algorithm may be performed in accordance with whether or not the optical-signal sending section and the optical-signal receiving section are connected.
  • some of the elements in the individual exemplary embodiments may be omitted, the elements in the individual exemplary embodiments may be used in arbitrary combination, and a step may be added, removed, changed, replaced, or the like in the flows in the individual exemplary embodiments.
  • programs used in the above-described exemplary embodiments may be stored in a recording medium, such as a compact disc read-only memory (CD-ROM), and provided.
  • CD-ROM compact disc read-only memory

Landscapes

  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Communication Control (AREA)
  • Optical Communication System (AREA)

Abstract

A sending/receiving system includes first and second sending/receiving apparatuses. The first sending/receiving apparatus includes a first sending section that sends link establishment information via first transmission channels. The second sending/receiving apparatus includes a second sending section, link establishing sections, and a controller. The second sending section sends link establishment information to the first sending/receiving apparatus via a second transmission channel. Each of the link establishing sections is provided for a corresponding one of the first transmission channels and establishes a link in the corresponding first transmission channel on the basis of the link establishment information. When links have been established in all of the first transmission channels by the link establishing sections, the controller causes the second sending section to send the link establishment information in order to cause the first sending/receiving apparatus to establish a link in the second transmission channel.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application is based on and claims priority under 35 USC 119 from Japanese Patent Application No. 2012-001220 filed Jan. 6, 2012.
BACKGROUND
(i) Technical Field
The present invention relates to a sending/receiving system, a sending/receiving method, and a non-transitory computer-readable medium.
(ii) Related Art
In recent years, data transmission using high-speed serial transmission techniques has been frequently used. The reason for this is that the data transmission amount of data transmitted between an image forming apparatus and an image processing apparatus has markedly increased as image quality has increased. The data transmission amount is expected to further increase in the future. Accordingly, data transmission has been increasingly used with a configuration in which a bandwidth is guaranteed by increasing the transmission frequency of a serial transmission channel so as to increase the data transmission amount or by using multiple serial transmission channels.
SUMMARY
According to an aspect of the invention, there is provided a sending/receiving system including a first sending/receiving apparatus and a second sending/receiving apparatus. The first sending/receiving apparatus includes a first sending section that serially sends link establishment information via multiple first transmission channels. The link establishment information is used to establish a link. The second sending/receiving apparatus includes a second sending section, multiple link establishing sections, and a controller. The second sending section serially sends link establishment information to the first sending/receiving apparatus via a second transmission channel. The link establishment information is used to establish a link. Each of the multiple link establishing sections is a section that is provided for a corresponding one of the multiple first transmission channels and that establishes a link in the corresponding first transmission channel on the basis of the link establishment information which has been sent from the first sending section of the first sending/receiving apparatus. When links have been established in all of the multiple first transmission channels by the multiple link establishing sections, the controller causes the second sending section to send the link establishment information in order to cause the first sending/receiving apparatus to establish a link in the second transmission channel.
BRIEF DESCRIPTION OF THE DRAWINGS
Exemplary embodiments of the present invention will be described in detail based on the following figures, wherein:
FIG. 1 is a block diagram illustrating an example of a configuration of a sending/receiving system according to a first exemplary embodiment of the present invention;
FIG. 2 is a diagram for explaining establishment of a link;
FIG. 3 is a timing chart illustrating an example of an operation of establishing links between first and second sending/receiving apparatuses in the first exemplary embodiment;
FIG. 4A is a flowchart illustrating an example of an operation of the first sending/receiving apparatus in the first exemplary embodiment, and FIG. 4B is a flowchart illustrating an example of an operation of the second sending/receiving apparatus in the first exemplary embodiment;
FIG. 5 is a timing chart illustrating an example of the operation of establishing links in the case where the power of the first sending/receiving apparatus is turned on earlier than the power of the second sending/receiving apparatus;
FIG. 6 is a timing chart illustrating an example of the operation of establishing links in the case where the power of the second sending/receiving apparatus is turned on earlier than the power of the first sending/receiving apparatus;
FIG. 7 is a block diagram illustrating an example of a configuration of a sending/receiving system according to a second exemplary embodiment of the present invention; and
FIG. 8 is a timing chart illustrating an example of an operation of establishing links between first and second sending/receiving apparatuses in the second exemplary embodiment.
 DETAILED DESCRIPTION
Hereinafter, exemplary embodiments of the present invention will be described with reference to the accompanying drawings. Note that, in the individual drawings, elements having substantially the same functions are denoted by the same reference numerals, and a duplicate description thereof is omitted.
First Exemplary Embodiment
FIG. 1 is a block diagram illustrating an example of a configuration of a sending/receiving system according to a first exemplary embodiment of the present invention. A sending/receiving system 1 is a system in which a first sending/receiving apparatus 2 and a second sending/receiving apparatus 4 are connected via a transmission channel 3 that is used to serially send and receive information. The transmission channel 3 includes a first lane 31, a second lane 32, and a third lane 33. Here, the first and second lanes 31 and 32 correspond to multiple first transmission channels, and the third lane 33 corresponds to a second transmission channel.
Configuration of First Sending/Receiving Apparatus
The first sending/receiving apparatus 2 includes an input/output controller 21, a packet controller 22, a link controller 23, bit encoders 24A and 24B, a bit decoder 25, parallel/serial converters (P/S) 26A and 26B, and a serial/parallel converter (S/P) 27. The bit encoder 24A and the bit encoder 24B are provided so as to correspond to the first lane 31 and the second lane 32, respectively, and the bit decoder 25 is provided so as to correspond to the third lane 33. The parallel/serial converter 26A and the parallel/serial converter 26B are provided so as to correspond to the first lane 31 and the second lane 32, respectively, and the serial/parallel converter 27 is provided so as to correspond to the third lane 33. Note that the parallel/ serial converters 26A and 26B are examples of a first sending section that sends link establishment information which is used to establish a link. The serial/parallel converter 27 is an example of a receiving section that receives link establishment information and a link establishing section that establishes a link in the third lane 33.
Configuration of Second Sending/Receiving Apparatus
The second sending/receiving apparatus 4 includes serial/parallel converters (S/P) 41A and 41B, a parallel/serial converter (P/S) 42, bit decoders 43A and 43B, a bit encoder 44, a link controller 45, a packet controller 46, and an input/output controller 47. The serial/parallel converter 41A and the serial/parallel converter 41B are provided so as to correspond to the first lane 31 and the second lane 32, respectively, and the parallel/serial converter 42 is provided so as to correspond to the third lane 33. The bit decoder 43A and the bit decoder 43B are provided so as to correspond to the first lane 31 and the second lane 32, respectively, and the bit encoder 44 is provided so as to correspond to the third lane 33. The serial/ parallel converters 41A and 41B are examples of receiving sections that receive link establishment information and link establishing sections that establish links in the first and second lanes 31 and 32. The parallel/serial converter 42 is an example of a second sending section that sends link establishment information.
Transmission Channel
In the present exemplary embodiment, regarding the data transmission amount of data transmitted to an apparatus serving as a partner, the data transmission amount of the first sending/receiving apparatus 2 is larger than that of the second sending/receiving apparatus 4. Accordingly, the first and second lanes 31 and 32 are used for transmission from the first sending/receiving apparatus 2 to the second sending/receiving apparatus 4 (used for a downward direction), and the third lane 33 is used for transmission from the second sending/receiving apparatus 4 to the first sending/receiving apparatus 2 (used for an upward direction). Thus, the first sending/receiving apparatus 2 sends, to the second sending/receiving apparatus 4 via the first and second lanes 31 and 32, image information that has been reproduced by, for example, a reproduction apparatus that is not illustrated. The second sending/receiving apparatus 4 outputs the image information, which has been sent from the first sending/receiving apparatus 2, to, for example, an image display apparatus that is not illustrated, and sends status information to the first sending/receiving apparatus 2 via the third lane 33.
An electric cable through which electric signals are transmitted or an optical cable through which optical signals are transmitted may be used as the transmission channel 3. In the present exemplary embodiment, an electric cable is used. Each of the first lane 31, the second lane 32, and the third lane 33 included in the transmission channel 3 is constituted by two lines, and may be constituted by differential lines through which differential signals are transmitted. Note that the number of lanes included in the transmission channel 3 is not limited to that in the present exemplary embodiment. The number of lanes used for the upward direction and the number of lanes used for the downward direction may be the same. Alternatively, the number of lanes used for the downward direction may be larger than that used for the upward direction.
Configuration of Each of Sections of the First and Second Sending/Receiving Apparatuses
The input/output controller 21 of the first sending/receiving apparatus 2 sends/receives data to/from, for example, a reproducing apparatus. The input/output controller 47 of the second sending/receiving apparatus 4 sends/receives data to/from, for example, an image display apparatus.
For the direction (the downward direction) from the first sending/receiving apparatus 2 to the second sending/receiving apparatus 4, the packet controller 22 of the first sending/receiving apparatus 2 packetizes data in order to perform serial data transmission. For the direction (the upward direction) from the second sending/receiving apparatus 4 to the first sending/receiving apparatus 2, the packet controller 22 extracts data from packetized data. For the downward direction, the packet controller 46 of the second sending/receiving apparatus 4 extracts data from packetized data, and, for the upward direction, packetizes data in order to perform serial data transmission.
The link controller 23 of the first sending/receiving apparatus 2 sets initial settings for the parallel/ serial converters 26A and 26B and the serial/parallel converter 27 when the power of the first sending/receiving apparatus 2 is turned on, and performs link control in the case where serial transmission is performed between the first sending/receiving apparatus 2 and the second sending/receiving apparatus 4. The link controller 45 of the second sending/receiving apparatus 4 sets initial settings for the serial/ parallel converters 41A and 41B and the parallel/serial converter 42 when the power of the second sending/receiving apparatus 4 is turned on, and performs link control in the case where serial transmission is performed between the first sending/receiving apparatus 2 and the second sending/receiving apparatus 4. In the case where the initial settings are set, the link controllers 23 and 45 are configured so as not to output link establishment information used for link control.
Each of the bit encoders 24A and 24B of the first sending/receiving apparatus 2 and the bit encoder 44 of the second sending/receiving apparatus 4 has a pair of 8B/10B encoders (8B10B) 241 and 242 that perform 8B/10B encoding in which, among 16 bits, the upper 8 bits are encoded into 10 bits and the lower 8 bits are encoded into 10 bits as illustrated in FIG. 2 described below. Each of the bit decoders 43A and 43B of the first sending/receiving apparatus 2 and the bit decoder 25 of the second sending/receiving apparatus 4 has a pair of 10B/8B decoders (10B8B) 431 and 432 that perform 10B/8B decoding in which, among 20 bits, the upper 10 bits are decoded into 8 bits and the lower 10 bits are decoded into 8 bits. 8B/10B encoding is performed in order to adjust DC balance so that an appropriate number of 0s and an appropriate number of 1s are included in transmitted data. In a method known as 8B10B encoding, each of data blocks in units of 8 bits is encoded into 10-bit data which is determined advance and in which the ratio of the number of 0s to the number of 1s close to 50%, thereby adjusting DC balance.
Each of the parallel/ serial converters 26A and 26B of the first sending/receiving apparatus 2 and the parallel/serial converter 42 of the second sending/receiving apparatus 4 performs conversion (P/S conversion) from parallel data into serial data, and has registers. In the registers, settings for a de-emphasis in which DC components of a signal waveform are attenuated, settings for a pre-emphasis in which high-frequency components of a signal waveform are emphasized, a differential voltage, and so forth are set as initial settings when the power of a corresponding one of the first and second sending/receiving apparatuses 2 and 4 is turned on. A function of performing P/S conversion and S/P conversion is referred to as a “serializer/deserializer (SerDes) function”.
Each of the serial/parallel converter 27 of the first sending/receiving apparatus 2 and the serial/ parallel converters 41A and 41B of the second sending/receiving apparatus 4 performs conversion (S/P conversion) from serial data into parallel data, and has registers. In the registers, settings for an equalizer that performs correction for deterioration of a signal waveform in the transmission channel 3, and so forth are set as initial settings when the power of a corresponding one of the first and second sending/receiving apparatuses 2 and 4 is turned on.
Regarding the sections, such as the input/output controller 21 and the serial/ parallel converters 41A and 41B, included in the first and second sending/receiving apparatuses 2 and 4, some or all of the sections are configured using a hardware circuit, such as reconfigurable circuit (a field programmable gate array (FPGA)), an application specific integrated circuit (ASIC), or a dedicated large scale integrated (LSI) circuit. Alternatively, a central processing unit (CPU) may operate in according with a program in each computer, whereby the sections, such as the input/output controller 21 and the serial/ parallel converters 41A and 41B, included in the first and second sending/receiving apparatuses 2 and 4 may be realized.
Establishment of Link
Here, regarding establishment of a link, a case where links are established in the first and second lanes 31 and 32 will be described with reference to FIG. 2. A SERDES function may be used, in which the bit width of a parallel part can be selected from the alternatives, such as 10 bits, 20 bits, and 36 bits. For example, in the case where the bit width is set to 16 bits for such a SERDES function to be used, in each of the bit encoders 24A and 24B, 16 bits are encoded into 20 bits by the two 8B/ 10B encoders 241 and 242. Then, the 20 bits are divided into individual bits by a corresponding one of the parallel/ serial converters 26A and 26B. In this case, 20 bits constituted by the individual bits are treated as one block. In the case where establishment of a link is performed, data represented by K28.5(10 bits)+D24.3(10 bits) is repeatedly sent as link establishment information from a sending side, thereby making a request to establish a link. On a receiving side, the individual bits are grouped in units of 10 bits by each of the serial/ parallel converters 41A and 41B, thereby obtaining 10 bits and 10 bits. The 10 bits and 10 bits are decoded into upper 8 bits and lower 8 bits by the 10B/8B decoder 431 and the 10B/8B decoder 432, respectively, of a corresponding one of the bit decoders 43A and 43B. Each of the serial/ parallel converters 41A and 41B on the receiving side compares received data with the data represented by K28.5+D24.3, and finds the first one of positions at which the received data matches the data represented by K28.5+D24.3 (a boundary between the first 20 bits and the next 20 bits, which is indicated by the arrow in FIG. 2), (thereby performing alignment adjustment). Each of the serial/ parallel converters 41A and 41B performs data synchronization control or the like on the basis of the positions at which the received data matches the data represented by K28.5+D24.3, thereby establishing a link.
Note that the link establishment information is not limited to K28.5+D24.3 mentioned above. For example, another K code or another D code may be used. D24.3+K28.5 that is obtained by exchanging the K code and the D code may be used. Alternatively, a K code or a D code may be used alone.
Operation in First Exemplary Embodiment
Next, an operation in the first exemplary embodiment will be described by following flowcharts illustrated in FIGS. 4A and 4B, with reference to FIG. 3. FIG. 3 is a timing chart illustrating an example of an operation of establishing links between the first and second sending/receiving apparatuses in the first exemplary embodiment. FIG. 4A is a flowchart illustrating an example of an operation of the first sending/receiving apparatus in the first exemplary embodiment, and FIG. 4B is a flowchart illustrating an example of an operation of the second sending/receiving apparatus in the first exemplary embodiment.
Regarding the first sending/receiving apparatus 2, after the reset thereof has been released by a reset release signal (step S11), the link controller 23 instructs the parallel/ serial converters 26A and 26B to output link establishment information, e.g., data represented by K28.5+D24.3, to the first and second lanes 31 and 32 (step S12). The parallel/ serial converters 26A and 26B repeatedly send the data represented by K28.5+D24.3 to the second sending/receiving apparatus 4 via the first lane 31 and the second lane 32, which correspond to the parallel/ serial converters 26A and 26B, respectively, thereby making requests to establish links.
Regarding the second sending/receiving apparatus 4, after the reset thereof has been released by a reset release signal (step S21), when the serial/ parallel converters 41A and 41B receive the data represented by K28.5+D24.3, as described with reference to FIG. 2, alignment adjustment is performed, and links are established (YES in step S22 and YES in step S23). When a link has been established in the first lane 31, the serial/parallel converter 41A provides, for the link controller 45, a notification saying that a link has been established. When a link has been established in the second lane 32, the serial/parallel converter 41B provides, for the link controller 45, a notification saying that a link has been established. When links have been established in the first lanes 31 and 32, the serial/ parallel converters 41A and 41B enter an idle state.
When the link controller 45 receives the notifications, each of which says that a link has been established, from both the serial/ parallel converters 41A and 41B, the link controller 45 instructs the parallel/serial converter 42 to output link establishment information, e.g., data by represented by K28.5+D24.3, to the third lane 33. The parallel/serial converter 42 repeatedly sends the data by represented by K28.5+D24.3 to the first sending/receiving apparatus 2 via the third lane 33, thereby making a request to establish a link (step S24).
When the serial/parallel converter 27 of the first sending/receiving apparatus 2 receives the data represented by K28.5+D24.3, alignment adjustment is performed, and a link is established (YES in step S13). When a link has been established in the third lane 33, the serial/parallel converter 27 provides, for the link controller 23, a notification saying that a link has been established. When a link has been established in the third lane 33, the serial/parallel converter 27 enters the idle state. The link controller 23 instructs the parallel/ serial converters 26A and 26B to output information indicating that a link operation has finished, e.g., data represented by K30.7+D21.4, to the first and second lanes 31 and 32, respectively. The parallel/ serial converters 26A and 26B repeatedly send the data represented by K30.7+D21.4 to the second sending/receiving apparatus 4 via the first lane 31 and the second lane 32, which correspond to the parallel/ serial converters 26A and 26B, respectively (step S14). After that, the first sending/receiving apparatus 2 enters a normal operation, i.e., an operation of sending data (image information) (step S15).
When the serial/ parallel converters 41A and 41B of the second sending/receiving apparatus 4 receive the data represented by K30.7+D21.4, the serial/ parallel converters 41A and 41B provide notifications, each of which says that the link operation has finished, for the link controller 45. When the link controller 45 receives the notifications, each of which says that the link operation has finished, from both the serial/ parallel converters 41A and 41B (step S25), the second sending/receiving apparatus 4 enters a normal operation, i.e., an operation of receiving data (image information) (step S26).
First Example in Case where there is Difference Between Times at which Power is Turn on
FIG. 5 is a timing chart illustrating an example of the operation of establishing links in the case where the power of the first sending/receiving apparatus 2 is turned on earlier than the power of the second sending/receiving apparatus 4. Regarding the first sending/receiving apparatus 2, after the power thereof has been turned on, the link controller 23 sets initial settings for the parallel/ serial converters 26A and 26B and the serial/parallel converter 27. After the initial settings have been set, as illustrated in FIG. 3, the link operation including, for example, sending of link establishment information is performed. Because the power of the second sending/receiving apparatus 4 has not yet been turned on at this stage, the second sending/receiving apparatus 4 is not able to perform alignment adjustment. When the power of the second sending/receiving apparatus 4 is turned on, the link controller 45 sets initial settings for the serial/ parallel converters 41A and 41B and the parallel/serial converter 42. After the initial settings have been set, as illustrated in FIG. 3, the link operation including, for example, alignment adjustment is performed.
For timing at which power is turned on and which is illustrated in FIG. 5, after the power of the second sending/receiving apparatus 4 has been turned on, the link operation may be finished within a time period similar to that in the case illustrated in FIG. 3.
Second Example in Case where there is Difference Between Times at which Power is Turn on
FIG. 6 is a timing chart illustrating an example of the operation of establishing links in the case where the power of the second sending/receiving apparatus 4 is turned on earlier than the power of the first sending/receiving apparatus 2. Regarding the second sending/receiving apparatus 4, when the power thereof is turned on, the link controller 45 sets initial settings for the parallel/ serial converters 41A and 41B and the parallel/serial converter 42. Next, regarding the first sending/receiving apparatus 2, when the power thereof is turned on, the link controller 23 sets initial settings for the parallel/ serial converters 26A and 26B and the serial/parallel converter 27. After the initial settings have been set, as illustrated in FIG. 3, the link operation including, for example, sending of link establishment information is performed. Because the power of the second sending/receiving apparatus 4 has already been turned on at this stage, as illustrated in FIG. 3, the operation including, for example, alignment adjustment is performed.
For timing at which power is turned on and which is illustrated in FIG. 6, after the power of the first sending/receiving apparatus 2 has been turned on, the link operation may be finished within a time period similar to that in the case illustrated in FIG. 3.
According to the first exemplary embodiment, establishment of links may be finished within a time period shorter than that in the case where a configuration in which the first and second sending/receiving apparatuses 2 and 4 simultaneously send link establishment information to each other is used.
Second Exemplary Embodiment
FIG. 7 is a block diagram illustrating an example of a configuration of a sending/receiving system according to a second exemplary embodiment of the present invention. Although an electric cable is used as the transmission channel 3 in the first exemplary embodiment, an optical cable is used as a transmission channel 13 in the present exemplary embodiment. Regarding an overall configuration of a sending/receiving system 1, as in the first exemplary embodiment, the sending/receiving system 1 includes a first sending/receiving apparatus 2 and a second sending/receiving apparatus 4 that is connected to the first sending/receiving apparatus 2 via the transmission channel 13 including a first lane 31, a second lane 32, and a third lane 33.
Configuration of First Sending/Receiving Apparatus
As in the first exemplary embodiment, the first sending/receiving apparatus 2 includes an input/output controller 21, a packet controller 22, a link controller 23, bit encoders 24A and 24B, a bit decoder 25, parallel/ serial converters 26A and 26B, and a serial/parallel converter 27. In the present exemplary embodiment, the first sending/receiving apparatus 2 further includes optical- signal sending sections 28A and 28B that are provided so as to correspond to the first lane 31 and the second lane 32, respectively, and an optical-signal receiving section 29 that is provided so as to correspond to the third lane 33.
Each of the optical- signal sending sections 28A and 28B includes a light emitting unit, such as a laser diode (LD), and a driving unit that drives the light emitting unit, such as an LD driver. The optical-signal receiving section 29 includes a light receiving unit, such as a photo diode (PD), and an amplification unit that amplifies an output signal of the light receiving unit.
The link controller 23 controls the optical- signal sending sections 28A and 28B so that verification information is transmitted using optical signals having optical power per unit time which is smaller than optical power per unit time in the case of sending link establishment information, e.g., using optical signals that intermittently emit light, before the link establishment information is sent to the first and second lanes 31 and 32. The verification information is information that is used to verify whether or not an optical signal reaches the second sending/receiving apparatus 4 and that is different from the link establishment information. Verification information that is different from link establishment information is sent as an optical signal from the second sending/receiving apparatus 4 to the first sending/receiving apparatus 2. When the optical-signal receiving section 29 detects the verification information, the link controller 23 controls the optical- signal sending sections 28A and 28B so that link establishment information and information subsequent thereto are sent using optical signals that continuously emit light.
Configuration of Second Sending/Receiving Apparatus
As in the first exemplary embodiment, the second sending/receiving apparatus 4 includes serial/ parallel converters 41A and 41B, a parallel/serial converter 42, bit decoders 43A and 43B, a bit encoder 44, a link controller 45, a packet controller 46, and an input/output controller 47. In the present exemplary embodiment, the second sending/receiving apparatus 4 further includes optical- signal receiving sections 48A and 48B that are provided so as to correspond to the first lane 31 and the second lane 32, respectively, and an optical-signal sending section 49 that is provided so as to correspond to the third lane 33.
The optical-signal sending section 49 includes a light emitting unit, such as an LD, and a driving unit that drives the light emitting unit, such as an LD driver. Each of the optical- signal receiving sections 48A and 48B includes a light receiving unit, such as a PD, and an amplification unit that amplifies an output signal of the light receiving unit.
The link controller 45 controls the optical-signal sending section 49 so that verification information is transmitted using an optical signal having optical power per unit time which is smaller than optical power per unit time in the case of sending link establishment information, e.g., using an optical signal that intermittently emits light, before the link establishment information is sent to the third lane 33. The verification information is information that is used to verify whether or not an optical signal reaches the first sending/receiving apparatus 2 and that is different from the link establishment information. When link establishment information is sent as optical signals from the first sending/receiving apparatus 2 to the second sending/receiving apparatus 4, the link controller 45 controls the optical-signal sending section 49 so that link establishment information and information subsequent thereto are sent using an optical signal that continuously emits light.
Transmission Channel
Regarding the transmission channel 13, optical fibers, a sheet-like optical transmission medium in which multiple cores are covered with a cladding, or the like may be used as an optical cable. Note that an optical-electrical composite cable through which optical signals and electric signals are transmitted may be used as the transmission channel. Also in this case, regarding sides on which optical signals are transmitted, as described above, an optical-signal sending section is provided on the optical-signal sending side, and an optical-signal receiving section is provided on the optical-signal receiving side.
Operation in Second Exemplary Embodiment
An operation in the second exemplary embodiment will be described with reference to FIG. 8. FIG. 8 is a timing chart illustrating an example of an operation of establishing links between the first and second sending/receiving apparatuses in the second exemplary embodiment.
The link controller 23 of the first sending/receiving apparatus 2 controls the optical- signal sending sections 28A and 28B so that verification information, e.g., data represented by K28.0+D21.4, will be sent using optical signals that intermittently emit light. The optical- signal sending sections 28A and 28B repeatedly send the data represented by K28.0+D21.4 to the second sending/receiving apparatus 4 via the first lane 31 and the second lane 32, which correspond to the optical- signal sending sections 28A and 28B, respectively.
When each of the optical- signal receiving sections 48A and 48B of the second sending/receiving apparatus 4 detects the verification information (detection of optical signals is completed), the optical-signal receiving section provides, for the link controller 45, a notification saying that the verification information has been detected. The link controller 45 controls the optical-signal sending section 49 so that verification information, e.g., data represented by K28.0+D21.4, will be sent using an optical signal that intermittently emits light. The optical-signal sending section 49 repeatedly sends the data represented by K28.0+D21.4 to the first sending/receiving apparatus 2 via the third lane 33.
When the optical-signal receiving section 29 of the first sending/receiving apparatus 2 detects the verification information, the optical-signal receiving section 29 provides, for the link controller 23, a notification saying that the verification information has been detected. The link controller 23 instructs the parallel/ serial converters 26A and 26B to output link establishment information. Furthermore, the link controller 23 controls the optical- signal sending sections 28A and 28B so that the link establishment information and information subsequent thereto are sent using optical signals that continuously emit light. After that, in the first sending/receiving apparatus 2, the link operation is performed as in the first exemplary embodiment.
Regarding the link controller 45 of the second sending/receiving apparatus 4, the link establishment information has been sent as optical signals from the first sending/receiving apparatus 2 to the second sending/receiving apparatus 4, and the parallel/ serial converters 41A and 41B establish links on the basis of the link establishment information. The serial/ parallel converters 41A and 41B provide notifications, each of which says that a link has been established, for the link controller 45, and the serial/ parallel converters 41A and 41B enter an idle state. When the link controller 45 receives the notifications, each of which says that a link has been established, from both the serial/ parallel converters 41A and 41B, the link controller 45 controls the parallel/serial converter 42 and the optical-signal sending section 49 so that link establishment information will be sent using an optical signal that continuously emits light. The optical-signal sending section 49 sends, using an optical signal that continuously emits light, the link establishment information to the first sending/receiving apparatus 2 via the third lane 33. After that, in the second sending/receiving apparatus 4, the link operation is performed as in the first exemplary embodiment.
According to the second exemplary embodiment, before a link is established, verification information is sent using an optical signal that intermittently emits light, and, only after a response to the verification information has been made, be an optical light signal that continuously emits light sent. Accordingly, the optical power per unit time is reduced, and, consequently, the degree of safety is increased, compared with those in the case where high-power laser is continuously output.
Note that, in the second exemplary embodiment, terminals at which a voltage is changed to a high level or a low level in accordance with whether or not an optical-signal sending section and an optical-signal receiving section are connected may be provided, and switching between an optical transmission algorithm and an electrical transmission algorithm may be performed in accordance with whether or not the optical-signal sending section and the optical-signal receiving section are connected.
The exemplary embodiments of the present invention have been described above. However, the present invention is not limited to any one of the exemplary embodiments described above, and various modifications and implementations may be made without departing from the gist of the present invention.
Furthermore, for example, without departing from the gist of the present invention, some of the elements in the individual exemplary embodiments may be omitted, the elements in the individual exemplary embodiments may be used in arbitrary combination, and a step may be added, removed, changed, replaced, or the like in the flows in the individual exemplary embodiments. Moreover, programs used in the above-described exemplary embodiments may be stored in a recording medium, such as a compact disc read-only memory (CD-ROM), and provided.
The foregoing description of the exemplary embodiments of the present invention has been provided for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Obviously, many modifications and variations will be apparent to practitioners skilled in the art. The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, thereby enabling others skilled in the art to understand the invention for various embodiments and with the various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the following claims and their equivalents.

Claims (4)

What is claimed is:
1. A sending/receiving system comprising:
a first sending/receiving apparatus that includes:
a first sending section that serially sends link establishment information via a plurality of first transmission channels, the link establishment information being used to establish a link; and
a second sending/receiving apparatus that includes:
a second sending section that serially sends link establishment information to the first sending/receiving apparatus via a second transmission channel, the link establishment information being used to establish a link,
a plurality of link establishing sections, each of the plurality of link establishing sections being a section that is provided for a corresponding one of the plurality of first transmission channels and that establishes a link in the corresponding first transmission channel based on the link establishment information which has been sent from the first sending section of the first sending/receiving apparatus, and
a controller that, when links have been established in all of the plurality of first transmission channels by the plurality of link establishing sections, causes the second sending section to send the link establishment information in order to cause the first sending/receiving apparatus to establish a link in the second transmission channel,
wherein the plurality of first transmission channels and the second transmission channel are optical transmission channels through which optical signals are transmitted,
wherein the first sending section of the first sending/receiving apparatus includes:
a plurality of optical-signal sending units that, before the link establishment information is sent, serially send verification information via the plurality of first transmission channels using optical signals having optical power per unit time which is smaller than optical power per unit time in a case of sending the link establishment information, the verification information being used for verification and being different from the link establishment information, and
an optical-signal receiving unit that receives an optical signal which has been serially sent from the second sending/receiving apparatus via the second transmission channel, and
wherein the second sending section of the second sending/receiving apparatus includes:
an optical-signal sending section that, before the link establishment information is sent, serially sends verification information via the second transmission channel using an optical signal having optical power per unit time which is smaller than optical power per unit time in a case of sending the link establishment information, the verification information being used for verification and being different from the link establishment information, and
a plurality of optical-signal receiving sections that receive optical signals which have been serially sent from the first sending/receiving apparatus via the plurality of first transmission channels.
2. The sending/receiving system according to claim 1, wherein a number of the first transmission channels and a number of the second transmission channels are different from each other.
3. A sending/receiving method comprising:
serially sending link establishment information from a first sending section of a first sending/receiving apparatus via a plurality of first transmission channels, the link establishment information being used to establish a link;
serially sending link establishment information from a second sending section of a second sending/receiving apparatus to the first sending/receiving apparatus via a second transmission channel, the link establishment information being used to establish a link;
establishing a link in each of the plurality of first transmission channels based on the link establishment information which has been sent from the first sending section of the first sending/receiving apparatus; and
performing, when links have been established in all of the plurality of first transmission channels, control of causing the second sending section to send the link establishment information in order to cause the first sending/receiving apparatus to establish a link in the second transmission channel,
wherein the plurality of first transmission channels and the second transmission channel are optical transmission channels through which optical signals are transmitted,
wherein the serially sending link establishment information from the first sending section of the first sending/receiving apparatus includes:
before the link establishment information is sent, serially sending verification information via the plurality of first transmission channels, by a plurality of optical-signal sending units, using optical signals having optical power per unit time which is smaller than optical power per unit time in a case of sending the link establishment information, the verification information being used for verification and being different from the link establishment information, and
receiving an optical signal, by an optical-signal receiving unit, which has been serially sent from the second sending/receiving apparatus via the second transmission channel, and
wherein the serially sending link establishment information from the second sending section of the second sending/receiving apparatus includes:
before the link establishment information is sent, serially sending verification information via the second transmission channel, by an optical-signal sending section, using an optical signal having optical power per unit time which is smaller than optical power per unit time in a case of sending the link establishment information, the verification information being used for verification and being different from the link establishment information, and
receiving optical signals, by a plurality of optical-signal receiving sections, which have been serially sent from the first sending/receiving apparatus via the plurality of first transmission channels.
4. A non-transitory computer-readable medium storing a program causing a computer to execute a process, the process comprising:
serially sending link establishment information from a first sending section of a first sending/receiving apparatus via a plurality of first transmission channels, the link establishment information being used to establish a link;
serially sending link establishment information from a second sending section of a second sending/receiving apparatus to the first sending/receiving apparatus via a second transmission channel, the link establishment information being used to establish a link;
establishing a link in each of the plurality of first transmission channels based on the link establishment information which has been sent from the first sending section of the first sending/receiving apparatus; and
performing, when links have been established in all of the plurality of first transmission channels, control of causing the second sending section to send the link establishment information in order to cause the first sending/receiving apparatus to establish a link in the second transmission channel,
wherein the plurality of first transmission channels and the second transmission channel are optical transmission channels through which optical signals are transmitted,
wherein the serially sending link establishment information from the first sending section of the first sending/receiving apparatus includes:
before the link establishment information is sent, serially sending verification information via the plurality of first transmission channels, by a plurality of optical-signal sending units, using optical signals having optical power per unit time which is smaller than optical power per unit time in a case of sending the link establishment information, the verification information being used for verification and being different from the link establishment information, and
receiving an optical signal, by an optical-signal receiving unit, which has been serially sent from the second sending/receiving apparatus via the second transmission channel, and
wherein the serially sending link establishment information from the second sending section of the second sending/receiving apparatus includes:
before the link establishment information is sent, serially sending verification information via the second transmission channel, by an optical-signal sending section, using an optical signal having optical power per unit time which is smaller than optical power per unit time in a case of sending the link establishment information, the verification information being used for verification and being different from the link establishment information, and
receiving optical signals, by a plurality of optical-signal receiving sections, which have been serially sent from the first sending/receiving apparatus via the plurality of first transmission channels.
US13/589,376 2012-01-06 2012-08-20 Sending/receiving system, sending/receiving method, and non-transitory computer-readable medium Expired - Fee Related US8897650B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2012-001220 2012-01-06
JP2012001220A JP6010908B2 (en) 2012-01-06 2012-01-06 Transmission / reception system and program

Publications (2)

Publication Number Publication Date
US20130177324A1 US20130177324A1 (en) 2013-07-11
US8897650B2 true US8897650B2 (en) 2014-11-25

Family

ID=48722310

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/589,376 Expired - Fee Related US8897650B2 (en) 2012-01-06 2012-08-20 Sending/receiving system, sending/receiving method, and non-transitory computer-readable medium

Country Status (3)

Country Link
US (1) US8897650B2 (en)
JP (1) JP6010908B2 (en)
CN (1) CN103199934B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10191884B2 (en) 2014-01-28 2019-01-29 Hewlett Packard Enterprise Development Lp Managing a multi-lane serial link
US20180249121A1 (en) * 2015-11-17 2018-08-30 Sony Corporation Frame generation apparatus, frame generation method, signal extraction apparatus, signal extraction method, and image transmission system

Citations (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4310922A (en) * 1980-01-10 1982-01-12 Lichtenberger W Wayne Bit sampling multiplexer apparatus
US4388683A (en) * 1979-05-23 1983-06-14 Siemens Aktiengesellschaft Data transmission/receiving device having parallel/serial and serial parallel character conversion, particularly for data exchange between communicating data processing systems
US5357608A (en) * 1992-02-20 1994-10-18 International Business Machines Corporation Configurable, recoverable parallel bus
US5426644A (en) * 1991-09-12 1995-06-20 Fujitsu Limited Parallel code transmission method and apparatus of the same
US5481738A (en) * 1992-02-20 1996-01-02 International Business Machines Corporation Apparatus and method for communicating a quiesce and unquiesce state between elements of a data processing complex
US5898512A (en) * 1996-02-13 1999-04-27 Nec Corporation Link establishing system and link establishing method
US6173190B1 (en) * 1996-12-19 2001-01-09 Sony Corporation Signal receiving apparatus and method
US20010011312A1 (en) * 1998-05-01 2001-08-02 Acqis Technology, Inc. Communication channel and interface devices for bridging computer interface buses
US20030112798A1 (en) * 2001-12-13 2003-06-19 International Business Machines Corporation Data communication method
US20040068600A1 (en) * 2002-10-07 2004-04-08 Cranford Hayden C. Method and system for termination of transmission channels in modular circuits
US20050034009A1 (en) * 2003-08-04 2005-02-10 Marvell International Ltd. Architectures, circuits, systems and methods for reducing latency in data communications
US20050063378A1 (en) * 2003-09-09 2005-03-24 Tamer Kadous Incremental redundancy transmission for multiple parallel channels in a MIMO communication system
US6914637B1 (en) * 2001-12-24 2005-07-05 Silicon Image, Inc. Method and system for video and auxiliary data transmission over a serial link
US20050157781A1 (en) * 2003-12-17 2005-07-21 Andrew Ho Signal receiver with data precessing function
US20050169308A1 (en) * 2002-10-15 2005-08-04 Matsushita Electric Industrial Co., Ltd. Communication device and communication method
US20050213596A1 (en) * 2004-03-25 2005-09-29 Nec Electronics Corporation Communication circuit and method
US20050220207A1 (en) * 2004-04-02 2005-10-06 Perlman Stephen G System and method for enhancing near vertical incidence skywave ("NVIS") communication using space-time coding
US20050259692A1 (en) * 2004-05-19 2005-11-24 Zerbe Jared L Crosstalk minimization in serial link systems
US20060008276A1 (en) * 2004-07-06 2006-01-12 Fuji Xerox Co., Ltd. Optical signal transmission apparatus and optical signal transmission method
US20060029006A1 (en) * 2004-08-09 2006-02-09 Spediant Systems Ltd. Inverse multiplex framing
US20060123163A1 (en) * 2003-09-16 2006-06-08 Fujitsu Limited Communication control circuit and communication control method
US20060166625A1 (en) * 2003-07-16 2006-07-27 Takumi Ito Transmitter apparatus, receiver apparatus, and radio communication system
US20070002939A1 (en) * 2005-06-29 2007-01-04 Tellabs Operations, Inc. Method and apparatus for testing a data path
US20070150762A1 (en) * 2005-12-28 2007-06-28 Sharma Debendra D Using asymmetric lanes dynamically in a multi-lane serial link
US7248587B1 (en) * 2005-04-11 2007-07-24 Azul Systems, Inc. Error recovery of variable-length packets without sequence numbers or special symbols used for synchronizing transmit retry-buffer pointer
US7286570B2 (en) * 2001-11-21 2007-10-23 Alcatel-Lucent Canada Inc High speed sequenced multi-channel bus
US20080013635A1 (en) * 2004-06-03 2008-01-17 Silicon Laboratories Inc. Transformer coils for providing voltage isolation
US20080022179A1 (en) * 2006-07-24 2008-01-24 Samsung Electronics Co., Ltd. Data transmitting and receiving system
US20080076478A1 (en) * 2006-08-25 2008-03-27 Interdigital Technology Corporation Antenna and radio frequency unit for a wireless transmit/receive unit
US20080273647A1 (en) * 1999-08-11 2008-11-06 Rambus Inc. High-speed communication system with a feedback synchronization loop
US20100097249A1 (en) * 2008-10-17 2010-04-22 Fuji Xerox Co., Ltd. Serial signal receiving device, serial transmission system and serial transmission method
US7730376B2 (en) * 2005-06-24 2010-06-01 Intel Corporation Providing high availability in a PCI-Express™ link in the presence of lane faults
US20100254704A1 (en) * 2009-04-07 2010-10-07 Fujitsu Limited Transceiver apparatus, communication control method, and concentrator
US7843458B2 (en) * 2004-12-17 2010-11-30 Nvidia Corporation Graphics processor with integrated wireless circuit
US20110004713A1 (en) * 2009-07-02 2011-01-06 Fuji Xerox Co., Ltd. Information transmission system, information transmission device, information transmission method and a computer readable medium storing a program for information transmission
US20110019762A1 (en) * 2009-07-21 2011-01-27 Fuji Xerox Co., Ltd. Information transmission system, information transmission device, information transmission method, and computer readable medium storing a program for information transmission
US20110196910A1 (en) * 2010-02-08 2011-08-11 Fuji Xerox Co., Ltd. Data transfer apparatus, data transmitting and receiving apparatus, and image forming apparatus
US20120069843A1 (en) * 2010-09-22 2012-03-22 Fuji Xerox Co., Ltd. Communication system
US20120092694A1 (en) * 2010-10-13 2012-04-19 Fuji Xerox Co., Ltd. Communication device, communication system and computer readable medium

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5724363A (en) * 1996-06-21 1998-03-03 Breya; Edward F. Optical analog signal transmission system
JP3779121B2 (en) * 2000-03-03 2006-05-24 三菱電機株式会社 Data transmission system
JP4045714B2 (en) * 2000-03-30 2008-02-13 日本ビクター株式会社 Optical wireless transmission apparatus and optical wireless transmission method
JP2001285196A (en) * 2000-03-31 2001-10-12 Victor Co Of Japan Ltd Optical communication system, channel switching method and recording medium with channel switching program recorded thereon
US7079775B2 (en) * 2001-02-05 2006-07-18 Finisar Corporation Integrated memory mapped controller circuit for fiber optics transceiver
JP4366875B2 (en) * 2001-03-07 2009-11-18 日立電線株式会社 Optical transceiver
CN101873513A (en) * 2009-04-24 2010-10-27 百维通（苏州）科技有限公司 Integrated optical transceiver and optical communication system and method
JP4977769B2 (en) * 2010-03-17 2012-07-18 株式会社日立製作所 Data transmission system and data transmission apparatus

Patent Citations (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4388683A (en) * 1979-05-23 1983-06-14 Siemens Aktiengesellschaft Data transmission/receiving device having parallel/serial and serial parallel character conversion, particularly for data exchange between communicating data processing systems
US4310922A (en) * 1980-01-10 1982-01-12 Lichtenberger W Wayne Bit sampling multiplexer apparatus
US5426644A (en) * 1991-09-12 1995-06-20 Fujitsu Limited Parallel code transmission method and apparatus of the same
US5357608A (en) * 1992-02-20 1994-10-18 International Business Machines Corporation Configurable, recoverable parallel bus
US5481738A (en) * 1992-02-20 1996-01-02 International Business Machines Corporation Apparatus and method for communicating a quiesce and unquiesce state between elements of a data processing complex
US5898512A (en) * 1996-02-13 1999-04-27 Nec Corporation Link establishing system and link establishing method
US6173190B1 (en) * 1996-12-19 2001-01-09 Sony Corporation Signal receiving apparatus and method
US20010011312A1 (en) * 1998-05-01 2001-08-02 Acqis Technology, Inc. Communication channel and interface devices for bridging computer interface buses
US20080273647A1 (en) * 1999-08-11 2008-11-06 Rambus Inc. High-speed communication system with a feedback synchronization loop
US7286570B2 (en) * 2001-11-21 2007-10-23 Alcatel-Lucent Canada Inc High speed sequenced multi-channel bus
US20030112798A1 (en) * 2001-12-13 2003-06-19 International Business Machines Corporation Data communication method
US6914637B1 (en) * 2001-12-24 2005-07-05 Silicon Image, Inc. Method and system for video and auxiliary data transmission over a serial link
US20040068600A1 (en) * 2002-10-07 2004-04-08 Cranford Hayden C. Method and system for termination of transmission channels in modular circuits
US20050169308A1 (en) * 2002-10-15 2005-08-04 Matsushita Electric Industrial Co., Ltd. Communication device and communication method
US20060166625A1 (en) * 2003-07-16 2006-07-27 Takumi Ito Transmitter apparatus, receiver apparatus, and radio communication system
US20050034009A1 (en) * 2003-08-04 2005-02-10 Marvell International Ltd. Architectures, circuits, systems and methods for reducing latency in data communications
US20050063378A1 (en) * 2003-09-09 2005-03-24 Tamer Kadous Incremental redundancy transmission for multiple parallel channels in a MIMO communication system
US20060123163A1 (en) * 2003-09-16 2006-06-08 Fujitsu Limited Communication control circuit and communication control method
US20050157781A1 (en) * 2003-12-17 2005-07-21 Andrew Ho Signal receiver with data precessing function
JP2005277827A (en) 2004-03-25 2005-10-06 Nec Electronics Corp Communication circuit and communication method
US20050213596A1 (en) * 2004-03-25 2005-09-29 Nec Electronics Corporation Communication circuit and method
US20050220207A1 (en) * 2004-04-02 2005-10-06 Perlman Stephen G System and method for enhancing near vertical incidence skywave ("NVIS") communication using space-time coding
US20050259692A1 (en) * 2004-05-19 2005-11-24 Zerbe Jared L Crosstalk minimization in serial link systems
US20080013635A1 (en) * 2004-06-03 2008-01-17 Silicon Laboratories Inc. Transformer coils for providing voltage isolation
US20060008276A1 (en) * 2004-07-06 2006-01-12 Fuji Xerox Co., Ltd. Optical signal transmission apparatus and optical signal transmission method
US20060029006A1 (en) * 2004-08-09 2006-02-09 Spediant Systems Ltd. Inverse multiplex framing
US7843458B2 (en) * 2004-12-17 2010-11-30 Nvidia Corporation Graphics processor with integrated wireless circuit
US7248587B1 (en) * 2005-04-11 2007-07-24 Azul Systems, Inc. Error recovery of variable-length packets without sequence numbers or special symbols used for synchronizing transmit retry-buffer pointer
US7730376B2 (en) * 2005-06-24 2010-06-01 Intel Corporation Providing high availability in a PCI-Express™ link in the presence of lane faults
US20070002939A1 (en) * 2005-06-29 2007-01-04 Tellabs Operations, Inc. Method and apparatus for testing a data path
US20070150762A1 (en) * 2005-12-28 2007-06-28 Sharma Debendra D Using asymmetric lanes dynamically in a multi-lane serial link
US20080022179A1 (en) * 2006-07-24 2008-01-24 Samsung Electronics Co., Ltd. Data transmitting and receiving system
US20080076478A1 (en) * 2006-08-25 2008-03-27 Interdigital Technology Corporation Antenna and radio frequency unit for a wireless transmit/receive unit
US20100097249A1 (en) * 2008-10-17 2010-04-22 Fuji Xerox Co., Ltd. Serial signal receiving device, serial transmission system and serial transmission method
US20100254704A1 (en) * 2009-04-07 2010-10-07 Fujitsu Limited Transceiver apparatus, communication control method, and concentrator
US20110004713A1 (en) * 2009-07-02 2011-01-06 Fuji Xerox Co., Ltd. Information transmission system, information transmission device, information transmission method and a computer readable medium storing a program for information transmission
US20110019762A1 (en) * 2009-07-21 2011-01-27 Fuji Xerox Co., Ltd. Information transmission system, information transmission device, information transmission method, and computer readable medium storing a program for information transmission
US20110196910A1 (en) * 2010-02-08 2011-08-11 Fuji Xerox Co., Ltd. Data transfer apparatus, data transmitting and receiving apparatus, and image forming apparatus
US20120069843A1 (en) * 2010-09-22 2012-03-22 Fuji Xerox Co., Ltd. Communication system
US20120092694A1 (en) * 2010-10-13 2012-04-19 Fuji Xerox Co., Ltd. Communication device, communication system and computer readable medium

Also Published As

Publication number Publication date
US20130177324A1 (en) 2013-07-11
CN103199934B (en) 2017-08-08
CN103199934A (en) 2013-07-10
JP6010908B2 (en) 2016-10-19
JP2013141183A (en) 2013-07-18

Similar Documents

Publication Publication Date Title
US10560209B2 (en) Optical signal transmission method, apparatus, and system
US9331788B2 (en) Communication device and communication method
ES2667550T3 (en) Frame structure for adaptive data communications in a plastic optical fiber
JP2017538315A (en) Hitless, multi-rate optical transmission and reception
US9088366B2 (en) Optical transmission system, control signal transmission method, and optical module
CN109194889B (en) Low-speed signal conversion module for DP interface
KR101987862B1 (en) Optical communication connector and link training method thereof thereof
CN104081701B (en) Communication means, system and the device of optical network system
EP2787660B1 (en) Method for improving signal quality of a digital signal being transmitted through a non-linear device and apparatus using the same
US8897650B2 (en) Sending/receiving system, sending/receiving method, and non-transitory computer-readable medium
JP2014079158A (en) Systems, methods, and apparatus for controlling power semiconductor devices
JPWO2008078819A1 (en) Optical access network, remote device, optical communication method, and optical communication program
US20170124860A1 (en) Optical transmitter and method thereof
US10382237B2 (en) Method and apparatus for processing data of multiple rates
JP2007104571A (en) Optical line terminal and optical network unit in optical communication system
JP2019118018A (en) Optical communication device, optical communication method, and control program
US11552820B2 (en) Prioritized serial communication
WO2018087264A1 (en) Duo-binary encoding system and method
KR102687155B1 (en) Multi-Level Optical signal Transmission Device having Laser Diode Driver for Multi-Level Optical signal
US9106460B1 (en) Running disparity computation predictor
JP6309469B2 (en) Optical burst signal preamble control apparatus and optical burst signal preamble control method
JPH11186993A (en) Optical transmission system
JP2005033519A (en) Signal transmission system
CN106301568A (en) Coding method, device, HT port and processor
JP2014217005A (en) Optical transmission/reception module and optical transmission/reception system

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJI XEROX CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TSUBOTA, HIROKAZU;REEL/FRAME:028814/0031

Effective date: 20120601

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551)

Year of fee payment: 4

AS Assignment

Owner name: FUJIFILM BUSINESS INNOVATION CORP., JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:FUJI XEROX CO., LTD.;REEL/FRAME:058287/0056

Effective date: 20210401

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20221125