US8207453B2 - Glass core substrate for integrated circuit devices and methods of making the same - Google Patents
Glass core substrate for integrated circuit devices and methods of making the same Download PDFInfo
- Publication number
- US8207453B2 US8207453B2 US12/653,710 US65371009A US8207453B2 US 8207453 B2 US8207453 B2 US 8207453B2 US 65371009 A US65371009 A US 65371009A US 8207453 B2 US8207453 B2 US 8207453B2
- Authority
- US
- United States
- Prior art keywords
- glass
- substrate
- glass core
- core
- amorphous solid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 239000011521 glass Substances 0.000 title claims abstract description 319
- 239000000758 substrate Substances 0.000 title claims abstract description 116
- 238000000034 method Methods 0.000 title description 80
- 239000004020 conductor Substances 0.000 claims abstract description 67
- 229910052751 metal Inorganic materials 0.000 claims description 96
- 239000002184 metal Substances 0.000 claims description 96
- 239000007787 solid Substances 0.000 claims description 23
- 238000009736 wetting Methods 0.000 claims description 19
- 229910052782 aluminium Inorganic materials 0.000 claims description 9
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 9
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 claims description 4
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 claims description 4
- 239000000654 additive Substances 0.000 claims description 4
- 229910052804 chromium Inorganic materials 0.000 claims description 4
- 239000011651 chromium Substances 0.000 claims description 4
- 235000012239 silicon dioxide Nutrition 0.000 claims description 3
- 239000005361 soda-lime glass Substances 0.000 claims description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 2
- OYPRJOBELJOOCE-UHFFFAOYSA-N Calcium Chemical compound [Ca] OYPRJOBELJOOCE-UHFFFAOYSA-N 0.000 claims description 2
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 claims description 2
- 229910052796 boron Inorganic materials 0.000 claims description 2
- 239000005388 borosilicate glass Substances 0.000 claims description 2
- 229910052791 calcium Inorganic materials 0.000 claims description 2
- 239000011575 calcium Substances 0.000 claims description 2
- 150000004649 carbonic acid derivatives Chemical class 0.000 claims description 2
- 229910052798 chalcogen Inorganic materials 0.000 claims description 2
- 150000001787 chalcogens Chemical class 0.000 claims description 2
- 239000005383 fluoride glass Substances 0.000 claims description 2
- 229910052742 iron Inorganic materials 0.000 claims description 2
- 239000011777 magnesium Substances 0.000 claims description 2
- 229910052749 magnesium Inorganic materials 0.000 claims description 2
- WPBNNNQJVZRUHP-UHFFFAOYSA-L manganese(2+);methyl n-[[2-(methoxycarbonylcarbamothioylamino)phenyl]carbamothioyl]carbamate;n-[2-(sulfidocarbothioylamino)ethyl]carbamodithioate Chemical compound [Mn+2].[S-]C(=S)NCCNC([S-])=S.COC(=O)NC(=S)NC1=CC=CC=C1NC(=S)NC(=O)OC WPBNNNQJVZRUHP-UHFFFAOYSA-L 0.000 claims description 2
- 239000005365 phosphate glass Substances 0.000 claims description 2
- 239000005368 silicate glass Substances 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 116
- 239000000463 material Substances 0.000 description 56
- 230000008569 process Effects 0.000 description 45
- 238000010586 diagram Methods 0.000 description 24
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 16
- 150000002739 metals Chemical class 0.000 description 15
- 230000015572 biosynthetic process Effects 0.000 description 13
- 238000005488 sandblasting Methods 0.000 description 11
- 238000005266 casting Methods 0.000 description 10
- 239000003989 dielectric material Substances 0.000 description 10
- 238000005304 joining Methods 0.000 description 10
- 230000013011 mating Effects 0.000 description 10
- 229910000679 solder Inorganic materials 0.000 description 10
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 9
- 229910052802 copper Inorganic materials 0.000 description 9
- 239000010949 copper Substances 0.000 description 9
- 238000000576 coating method Methods 0.000 description 8
- 229910052759 nickel Inorganic materials 0.000 description 8
- 238000012545 processing Methods 0.000 description 8
- 238000004381 surface treatment Methods 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 229910045601 alloy Inorganic materials 0.000 description 7
- 239000000956 alloy Substances 0.000 description 7
- 239000011248 coating agent Substances 0.000 description 7
- 230000001419 dependent effect Effects 0.000 description 7
- 239000000853 adhesive Substances 0.000 description 6
- 230000001070 adhesive effect Effects 0.000 description 6
- 238000005520 cutting process Methods 0.000 description 6
- 238000007772 electroless plating Methods 0.000 description 6
- 238000009713 electroplating Methods 0.000 description 6
- 230000009477 glass transition Effects 0.000 description 6
- 238000007747 plating Methods 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 239000000203 mixture Substances 0.000 description 5
- 238000005240 physical vapour deposition Methods 0.000 description 5
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 4
- 238000000137 annealing Methods 0.000 description 4
- 238000005422 blasting Methods 0.000 description 4
- 238000001125 extrusion Methods 0.000 description 4
- 239000007788 liquid Substances 0.000 description 4
- 239000002861 polymer material Substances 0.000 description 4
- 229910052709 silver Inorganic materials 0.000 description 4
- 239000004332 silver Substances 0.000 description 4
- CDBYLPFSWZWCQE-UHFFFAOYSA-L Sodium Carbonate Chemical compound [Na+].[Na+].[O-]C([O-])=O CDBYLPFSWZWCQE-UHFFFAOYSA-L 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 3
- 239000002131 composite material Substances 0.000 description 3
- 229920001940 conductive polymer Polymers 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000005553 drilling Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 229920000620 organic polymer Polymers 0.000 description 3
- 238000007650 screen-printing Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- -1 soda) Chemical compound 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- VTYYLEPIZMXCLO-UHFFFAOYSA-L Calcium carbonate Chemical compound [Ca+2].[O-]C([O-])=O VTYYLEPIZMXCLO-UHFFFAOYSA-L 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- 238000003475 lamination Methods 0.000 description 2
- 238000003698 laser cutting Methods 0.000 description 2
- 230000014759 maintenance of location Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 239000006060 molten glass Substances 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 230000000704 physical effect Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910052718 tin Inorganic materials 0.000 description 2
- 239000011135 tin Substances 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 229910052720 vanadium Inorganic materials 0.000 description 2
- LEONUFNNVUYDNQ-UHFFFAOYSA-N vanadium atom Chemical compound [V] LEONUFNNVUYDNQ-UHFFFAOYSA-N 0.000 description 2
- 235000008733 Citrus aurantifolia Nutrition 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- ZLMJMSJWJFRBEC-UHFFFAOYSA-N Potassium Chemical compound [K] ZLMJMSJWJFRBEC-UHFFFAOYSA-N 0.000 description 1
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 description 1
- 235000011941 Tilia x europaea Nutrition 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000037237 body shape Effects 0.000 description 1
- 229910000019 calcium carbonate Inorganic materials 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 229920000891 common polymer Polymers 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 239000012792 core layer Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000004571 lime Substances 0.000 description 1
- 238000007521 mechanical polishing technique Methods 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 239000011591 potassium Substances 0.000 description 1
- 229910052700 potassium Inorganic materials 0.000 description 1
- 239000000843 powder Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000004576 sand Substances 0.000 description 1
- 239000000565 sealant Substances 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- 238000005245 sintering Methods 0.000 description 1
- 229910000029 sodium carbonate Inorganic materials 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052717 sulfur Inorganic materials 0.000 description 1
- 239000011593 sulfur Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/15—Ceramic or glass substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
- H05K3/4605—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated made from inorganic insulating material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/096—Vertically aligned vias, holes or stacked vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09827—Tapered, e.g. tapered hole, via or groove
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10287—Metal wires as connectors or conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10371—Shields or metal cases
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0104—Tools for processing; Objects used during processing for patterning or coating
- H05K2203/0108—Male die used for patterning, punching or transferring
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/0228—Cutting, sawing, milling or shearing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/025—Abrading, e.g. grinding or sand blasting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0014—Shaping of the substrate, e.g. by moulding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
Definitions
- the disclosed embodiments relate generally to substrates for integrated circuit devices, and more particularly to a substrate having a glass core.
- An integrated circuit (IC) die may be disposed in a package to support the die, as well as to aid in forming electrical connections between the die and a next-level component, such as a motherboard, mainboard, or other circuit board.
- the package typically includes a substrate to which the die is both mechanically and electrically coupled.
- the IC die may be coupled to the substrate by an array of interconnects in a flip-chip arrangement, with a layer of underfill disposed around the interconnects and between the die and substrate.
- Each of the interconnects may comprise a terminal on the die (e.g., a bond pad, a copper pillar or stud bump, etc.) that is electrically coupled (e.g., by reflowed solder) to a mating terminal (e.g., a pad, pillar, stud bump, etc.) on the substrate.
- the IC die may be attached to the substrate by a layer of die attach adhesive, and a plurality of wire bonds may be formed between the die and substrate.
- the IC die is disposed on one side of the substrate, and a number of electrically conductive terminals are formed on an opposing side of the substrate.
- the terminals on the opposing side of the substrate will be used to form electrical connections with the next-level component (e.g., a circuit board), and these electrical connections can be used to deliver power to the die and to transmit input/output (I/O) signals to and from the die.
- the electrically conductive terminals on the substrate's opposing side may comprise an array pins, pads, lands, columns, bumps etc., and these terminals may be electrically coupled to a corresponding array of terminals on the circuit board or other next-level component.
- the terminals on the package substrate's opposing side may be coupled to the next-level board using, for example, a socket (and retention mechanism) or by a solder reflow process.
- FIG. 1A is a schematic diagram showing a plan view of one embodiment of a glass core substrate.
- FIG. 1B is a schematic diagram showing a cross-sectional elevation view of the glass core substrate of FIG. 1A , as taken along line B-B of FIG. 1A .
- FIG. 1C is a schematic diagram showing a portion of the cross-sectional elevation of FIG. 1B and illustrating another embodiment of a glass core substrate.
- FIG. 1D is a schematic diagram showing a portion the cross-sectional elevation of FIG. 1B and illustrating a further embodiment of a glass core substrate.
- FIG. 1E is a schematic diagram showing a portion of the cross-sectional elevation of FIG. 1B and illustrating yet another embodiment of a glass core substrate.
- FIG. 1F is a schematic diagram showing a portion of FIG. 1E and illustrating yet a further embodiment of a glass core substrate.
- FIG. 2 is a schematic diagram showing a cross-sectional elevation view of an integrated circuit assembly including an embodiment of a glass core substrate.
- FIG. 3 is a block diagram illustrating embodiments of various methods of forming a glass core substrate.
- FIGS. 4A-4F are schematic diagrams illustrating embodiments of a method of forming holes in a glass core.
- FIGS. 5A-5C are schematic diagrams illustrating embodiments of an alternative method of forming holes in a glass core.
- FIGS. 6A-6B are schematic diagrams illustrating embodiments of a further alternative method of forming holes in a glass core.
- FIGS. 7A-7C are schematic diagrams illustrating embodiments of yet another alternative method of forming holes in a glass core.
- FIGS. 8A-8C are schematic diagrams illustrating embodiments of yet a further alternative method of forming holes in a glass core.
- FIG. 9A is a schematic diagram showing a perspective view of an embodiment of a glass body having embedded metal wires.
- FIG. 9B is a schematic diagram showing a side elevation view of the glass body with embedded metal wires shown in FIG. 9A .
- FIG. 9C is a schematic diagram showing a perspective view of the cutting of a slice from the glass body of FIGS. 9A-9B .
- FIGS. 10A-10C are schematic diagrams illustrating embodiments of the joining of two or more slices from the glass body of FIGS. 9A-9B .
- FIG. 11A is a schematic diagram showing a perspective view of another embodiment of a glass body having embedded metal wires and alignment elements.
- FIG. 11B is a schematic diagram showing a side elevation view of the glass body with embedded metal wires and alignment elements, as shown in FIG. 11A .
- FIGS. 11C-11D are schematic diagrams illustrating embodiments of the joining of two or more slices from the glass body of FIGS. 11A-11B .
- FIG. 12 is a schematic diagram illustrating another embodiment of the joining of sections cut from a glass body having embedded metal wires and alignment elements.
- FIG. 13 is a schematic diagram illustrating a further embodiment of the joining of sections cut from a glass body having embedded metal wires and alignment elements.
- FIG. 14 is a schematic diagram illustrating yet another embodiment of the joining of sections cut from a glass body having embedded metal wires and alignment elements.
- a substrate having a glass core having a glass core.
- One or more build-up layers may be disposed on each side of the glass core, and electrical conductors extend through the glass core.
- the glass core may comprise a single piece of glass, or in other embodiments the glass core comprises two or more sections of glass that have been joined together.
- Embodiments of methods of forming a glass core substrate having conductors extending through the glass core's thickness are described below.
- an assembly including an integrated circuit die disposed on a glass core substrate and coupled with the substrate by a set of interconnects.
- the disclosed embodiments encompass a substrate having a core comprised of glass.
- the term “glass” refers to an amorphous solid.
- glass materials that may be used with the described embodiments include pure silica (e.g., approximately 100% SiO2), soda-lime glass, boro-silicate glass, and alumo-silicate glass.
- the disclosed embodiments are not limited to silica-based glass compositions, and glasses having alternative base materials (e.g., fluoride glasses, phosphate glasses, chalcogen glasses, etc.) may also be employed with the disclosed embodiments. Further, any combination of other materials and additives may be combined with silica (or other base material) to form a glass having desired physical properties.
- additives include not only the aforementioned calcium carbonate (e.g., lime) and sodium carbonate (e.g., soda), but also magnesium, calcium, manganese, aluminum, lead, boron, iron, chromium, potassium, sulfur, and antimony, as well as carbonates and/or oxides of these and other elements.
- the aforementioned glasses and additives are but a few examples of the many types of materials and material combinations that may find application with the disclosed embodiments.
- a glass body may include surface treatments and/or coatings to improve strength and/or durability, and a glass body may also be annealed to lower internal stresses.
- glass does not refer to organic polymer materials, which may be amorphous in solid form.
- a glass according to some embodiments may include carbon as one of the material's constituents.
- soda-lime glass as well as numerous variations of this glass type, comprise carbon.
- a glass once formed into a solid body, is capable of being softened and perhaps remelted into a liquid form.
- the “glass transition temperature” of a glass material is a temperature below which the physical properties of the glass are similar to those of a solid and above which the glass material behaves like a liquid. If a glass is sufficiently below the glass transition temperature, molecules of the glass may have little relative mobility. As a glass approaches the glass transition temperature, the glass may begin to soften and with increasing temperature the glass will ultimately melt into the liquid state. Thus, a glass body may be softened to an extent sufficient to enable manipulation of the body's shape, allowing for the formation of holes or other features in the glass body.
- the “softening temperature” of a glass is temperature at which the glass has softened to an extent sufficient to enable the disclosed embodiments to be performed.
- the softening temperature of a glass is the temperature at which the glass is sufficiently soft to allow for formation of holes or other features in the glass by an imprinting technique (to be described below in greater detail).
- the glass transition and softening temperatures are unique properties of a glass, although two or more different glass materials may have similar glass transition and/or softening temperatures. Further, it should be understood that the glass transition temperature and softening temperature of a particular glass may not necessarily be the same value.
- FIGS. 1A and 1B illustrated are embodiments of a substrate 100 having a core 150 comprised of a glass.
- a plan view of the glass core substrate 100 is shown in FIG. 1A
- a cross-sectional elevation view of the substrate is shown in FIG. 1B , as taken along line B-B of FIG. 1A .
- various alternative embodiments of the glass core substrate 100 are shown in each of FIGS. 1C through 1E , and each of FIGS. 1C through 1E shows a portion of the substrate 100 , identified generally by reference numeral 5 in FIG. 1B , in an enlarged view.
- the substrate 100 includes a core 150 comprised of a glass.
- Substrate 100 includes a first side 102 and an opposing second side 104 generally parallel with the first side 102 .
- a periphery 108 of substrate 100 extends between the first and second sides 102 , 104 .
- the periphery 108 of the substrate 100 is generally rectangular, and in one embodiment all four sides of the periphery 108 are substantially equal such that the periphery forms a square.
- a substrate having a non-rectangular periphery is within the scope of the disclosed embodiments.
- the substrate 100 has a thickness of between 0.2 mm and 1 mm.
- the glass core 150 has a first surface 152 and an opposing second surface 154 .
- the first and second surfaces 152 , 154 are generally parallel to each other.
- a periphery 158 of the glass core 150 extends between the first and second surfaces 152 , 154 , and in some embodiments the glass core's periphery 158 generally corresponds to the substrate's periphery 108 .
- the glass core 150 may have a thickness between 0.1 mm and 0.8 mm.
- Glass core 150 is, in one embodiment, comprised entirely of glass (other than conductors 160 , as described below).
- glass core 150 comprises a single, solid piece of glass (although the core includes holes for conductors 160 ).
- the glass core 150 may comprise multiple pieces or sections of glass that have been joined together.
- a number of conductors 160 extend through the glass core 150 .
- Each conductor 160 is disposed in a hole or via 165 , and each conductor 160 may extend from the first surface 152 to the second surface 154 . In other embodiments, however, one or more of the conductors extends only partially through the core's thickness.
- a conductor 160 comprises a hole or via 165 formed through the glass core 150 that has been filled with an electrically conductive material.
- a conductor 160 comprises a hole 165 formed in the glass core during a casting process, and this hole is filled with an electrically conductive material.
- a conductor 160 comprises a metal wire embedded in the glass core 150 .
- Conductors 160 may comprise any suitable electrically conductive material, including metals, composite materials, and electrically conductive polymers. Suitable metals include copper, tin, silver, gold, nickel, aluminum, and tungsten, as well as alloys of these and/or other metals. Processes that may be utilized to form a hole or via 165 include, for example, imprinting, sand blasting, casting, laser drilling, and etching. Electrically conductive material may be deposited in the holes or vias 165 to form conductors 160 by any suitable process, such as, for example, screen printing techniques, plating techniques (electroplating or electroless plating), chemical vapor deposition (CVD), and physical vapor deposition (PVD).
- Suitable electrically conductive material include copper, tin, silver, gold, nickel, aluminum, and tungsten, as well as alloys of these and/or other metals. Processes that may be utilized to form a hole or via 165 include, for example, imprinting, sand blasting
- first set of electrically conductive terminals 120 Disposed on the first side 102 of substrate 100 is a first set of electrically conductive terminals 120 (see FIG. 1A ).
- the first set of terminals 120 is arranged in a pattern to mate with a corresponding array of terminals disposed on an integrated circuit (IC) die.
- An IC die is not shown in FIGS. 1A-1B ; however, a die region 110 is depicted in FIG. 1A and the terminals 120 lie within this die region (sometimes referred to as a die shadow region).
- the terminals 120 may each comprise any suitable type of structure capable of forming an electrical connection with a terminal of the IC die.
- a terminal 120 may comprise a pad, pillar, or stud bump formed from any suitable metal or combination of metals (e.g., aluminum, copper, nickel, etc.), and a solder bump may be disposed on each terminal 120 (and/or on the terminals of the IC die).
- an IC die may be disposed on the substrate 100 in a flip-chip manner, and the terminals on the die coupled with the terminals 120 on the substrate 100 by a solder reflow process.
- an IC die may be coupled to the substrate 100 by a layer of adhesive, and terminals on the die electrically coupled to corresponding terminals on the substrate by a wirebond process (in this embodiment, the terminals 120 would lie outside the die region 110 ).
- a second set of electrically conductive terminals 125 Disposed on the second side 104 of substrate 100 is a second set of electrically conductive terminals 125 (only a portion being shown in FIG. 1A for clarity and ease of illustration).
- the second set of terminals 125 is arranged in a pattern to mate with a corresponding array of terminals disposed on a next level component, such as a mainboard, a motherboard, or other circuit board (not shown in the figures).
- the terminals 125 may each comprise any suitable type of structure capable of forming an electrical connection with a terminal of the next-level component.
- a terminal 125 may comprise a pad, land, solder bump or other metal bump, or a pin.
- the next-level component may include a socket (and retention mechanism) to receive the substrate 100 and terminals 125 , such as a Land Grid Array (LGA) socket or a Pin Grid Array (PGA) socket.
- the terminals 125 may be coupled with terminals on the next level component by a solder reflow process.
- the first build-up structure comprises one or more alternating layers of a dielectric material and a metal, and the terminals 120 are disposed on the first build-up structure 130 (the first substrate side 102 generally corresponding to an outer surface of the first build-up structure 130 ).
- At least one of the conductors 160 in glass core 150 is electrically coupled with at least one metal layer of the first build-up structure 130 , and in one embodiment a metal layer of the first build-up structure nearest the glass core 150 is coupled with at least one conductor 160 .
- the second build-up structure 140 comprises one or more alternating layers of a dielectric material and a metal, and the terminals 125 are disposed on the second build-up structure 140 (the second substrate side 104 generally corresponding to an outer surface of the second build-up structure 140 ).
- At least one of the conductors 160 in glass core 150 is electrically coupled with at least one metal layer of the second build-up structure 140 , and in one embodiment a metal layer of the second build-up structure nearest the glass core 150 is coupled with at least one conductor 160 .
- the first and second build-up structures 130 , 140 route power, as well as input/output (I/O) signals, between the first and second sets of terminals 120 , 125 (and, hence, facilitate the delivery of power and signaling between an IC die mounted on substrate 100 and a next-level component).
- I/O input/output
- the substrate includes a glass core 150 having conductors 160 extending between first and second surfaces 152 , 154 , respectively, of the core.
- Each of the conductors 160 may be disposed in a hole or via 165 extending through the glass core 150 .
- a first build-up structure 130 is disposed on the first side 152 of the core 150
- a second build-up structure 140 is disposed on the core's opposing second side 154 .
- first build-up structure 130 comprises a number of dielectric material layers 133 a , 133 b , 133 c , 133 d , and a number of metal layers 136 a , 136 b , 136 c .
- Dielectric layers 133 a - d may comprise any suitable dielectric material (e.g., polymer materials, etc.) and may be formed by any suitable technique (e.g., by deposition, lamination, etc.).
- Metal layers 136 a - c may comprise any suitable electrically conductive metal (e.g., copper, aluminum, silver, etc.), and may be deposited by any suitable technique (e.g., plating processes, such as electroplating and electroless plating). Further, the metal layers 136 a - c may each be patterned to form any suitable number and configuration of traces, power planes, ground planes, and other conductors to facilitate the routing of power and I/O signals.
- One of the dielectric layers 133 a - d is disposed between any two adjacent metal layers 136 a - c (e.g., metal layers 136 a and 136 b are separated by dielectric layer 133 b , and so on), and dielectric layer 133 a lies adjacent the glass core 150 and separates the metal layer 136 a from the core. According to one embodiment, the dielectric layer 133 a lies directly adjacent the glass core's first surface 152 .
- Vias 139 a , 139 b , 139 c which are plated or filled with metal—extend through the dielectric layers 133 a , 133 b, 133 c , respectively, and interconnect adjacent metal layers (e.g., vias 139 b interconnect metal layers 136 a and 136 b , and so on). Further, the metal layer 136 a nearest the glass core 150 is coupled with one or more of the conductors 160 by vias 139 a disposed in dielectric layer 133 a .
- the first surface 152 of glass core 150 may include a surface treatment or coating to increase adhesion with the dielectric material of the build-up structure 130 .
- the outermost dielectric layer 133 d may comprise a resist layer and/or a passivation layer.
- terminals 120 are formed by, or formed on, the outermost metal layer 136 c.
- second build-up structure 140 comprises a number of dielectric material layers 143 a , 143 b , 143 c , 143 d , and a number of metal layers 146 a, 146 b , 146 c .
- Dielectric layers 143 a - d may comprise any suitable dielectric material (e.g., polymer materials, etc.) and may be formed by any suitable technique (e.g., by deposition, lamination, etc.).
- Metal layers 146 a - c may comprise any suitable electrically conductive metal (e.g., copper, aluminum, silver, etc.), and may be deposited by any suitable technique (e.g., plating processes, such as electroplating and electroless plating). Further, the metal layers 146 a - c may each be patterned to form any suitable number and configuration of traces, power planes, ground planes, and other conductors to facilitate the routing of power and I/O signals.
- One of the dielectric layers 143 a - d is disposed between any two adjacent metal layers 146 a - c (e.g., metal layers 146 a and 146 b are separated by dielectric layer 143 b , and so on), and dielectric layer 143 a lies adjacent the glass core 150 and separates the metal layer 146 a from the core. According to one embodiment, the dielectric layer 143 a lies directly adjacent the glass core's second surface 154 .
- Vias 149 a , 149 b , 149 c which are plated or filled with metal—extend through the dielectric layers 143 a , 143 b, 143 c , respectively, and interconnect adjacent metal layers (e.g., vias 149 b interconnect metal layers 146 a and 146 b , and so on). Further, the metal layer 146 a nearest the glass core 150 is coupled with one or more of the conductors 160 by vias 149 a disposed in dielectric layer 143 a .
- the second surface 154 of glass core 150 may include a surface treatment or coating to increase adhesion with the dielectric material of the build-up structure 140 .
- the outermost dielectric layer 143 d may comprise a resist layer and/or a passivation layer.
- terminals 125 are formed by, or formed on, the outermost metal layer 146 c.
- the first and second build-up structures have the same number of dielectric and metal layers and, further, have generally equivalent thicknesses.
- the disclosed embodiments are not so limited, and in other embodiments the first and second build-up structures may have differing thicknesses and/or differing numbers of dielectric and metal layers.
- a build-up structure is disposed on only one side of the glass core 150 .
- the first and second build-up structures are constructed from the same dielectric material and metal. In other embodiments, however, the first and second build-up structures may have differing materials.
- dielectric layers 133 a and 143 a are positioned adjacent the glass core 150 , and the metal layers nearest the core (i.e., metal layers 136 a and 146 a ) are separated from the core by these dielectric layers.
- a metal layer may lie adjacent the glass core 150 .
- the incorporation of a metal layer adjacent one or both sides of the glass core 150 is sometimes referred to as “core layer routing.”
- the embodiment of substrate 100 is generally similar to that shown in FIG. 1C (and like features are identified by the same reference numerals).
- the first build-up structure 130 includes a metal layer 136 x adjacent the glass core 150 , and according to one embodiment the metal layer 136 x is directly adjacent the glass core's first surface 152 .
- Dielectric layer 133 a overlies the metal layer 136 x (and exposed portions of the glass core), this metal layer 136 x now being the metal layer nearest the core, and at least one of the conductors 160 is coupled with metal layer 136 x .
- the first surface 152 of glass core 150 may include a surface treatment or coating to increase adhesion with the metal layer 136 x (and perhaps with portions of dielectric layer 133 a ).
- the second build-up structure 140 of FIG. 1D includes a metal layer 146 x adjacent the glass core 150 , and in one embodiment the metal layer 146 x is directly adjacent the glass core's second surface 154 .
- Dielectric layer 143 a overlies the metal layer 146 x (and exposed portions of the glass core), this metal layer 146 x now being the metal layer nearest the core, and at least one of the conductors 160 is coupled with metal layer 146 x .
- the second surface 154 of glass core 150 may include a surface treatment or coating to increase adhesion with the metal layer 146 x (and perhaps with portions of dielectric layer 143 a ).
- only one of the glass core's surfaces 152 , 154 has an adjacent metal layer e.g., either one of metal layers 136 x , 146 x in the first and second build-up structures 130 , 140 , respectively, may be omitted).
- FIG. 1E a further embodiment of glass core substrate 100 is illustrated.
- the embodiment of substrate 100 show in FIG. 1E is generally similar to that shown in FIG. 1C (and like features are identified by the same reference numerals).
- the hole or via 165 in which each conductor 160 is disposed has a wall that is tapered.
- the tapered wall of hole or via 165 has an angle 167 relative to a centerline of the hole of between 0 and 30 degrees.
- the tapered wall of a hole 165 may be the result of the process used to form the hole through the glass core 150 .
- processes that may be utilized to form a hole or via 165 include, for example, imprinting, sand blasting, casting, laser drilling, and etching. Depending upon the processing conditions, any one of the aforementioned techniques may form a hole 165 having a tapered wall.
- FIG. 1F a further embodiment of the glass core substrate 100 is illustrated.
- a portion of the substrate 100 as denoted generally by reference numeral 7 in FIG. 1E , is shown in FIG. 1F in an enlarged view (with like features being identified by the same reference numeral).
- a wetting layer (or adhesion layer) 170 has been disposed over the wall 165 of hole 160 .
- the function of wetting layer 170 is to increase adhesion between the electrically conductive material 160 and the glass material of core 150 , and the wetting layer 170 may comprise any suitable material capable of increasing adhesion between these two materials.
- the wetting layer 170 comprises a metal, such as, for example, titanium, chromium, nickel, and vanadium, as well as alloys of these and/or other metals. Also, the wetting layer 170 may be deposited or formed using any suitable process, such as a plating technique (electroplating or electroless plating), CVD, or PVD.
- a plating technique electroless plating
- CVD chemical vapor deposition
- PVD PVD
- FIG. 2 Illustrated in FIG. 2 is an embodiment of an assembly 200 including a glass core substrate 100 .
- the assembly 200 includes substrate 100 having glass core 150 , as well as a first side 102 and an opposing second side 104 .
- Disposed on the substrate's first side 102 is an integrated circuit (IC) die 210 .
- the IC die 210 is electrically (and mechanically) coupled with the substrate 100 by a number of interconnects 220 .
- Terminals 125 e.g., lands, pins, solder bumps, etc.
- FIG. 1A may be used to form electrical connections with a next-level component, such as a motherboard, mainboard, or other circuit board.
- a heat spreader or lid 230 having a first surface 232 and an opposing second surface 234 that faces a back surface 215 of the die—is disposed over the die 210 and thermally coupled with (and perhaps mechanically coupled with) the die's back surface 215 by a layer of thermal interface material 240 .
- An adhesive or sealant 290 may be used to secure the heat spreader 230 to the first surface 102 of glass core substrate 100 .
- a heat sink (or other cooling device) may be thermally coupled with the heat spreader 230 , and another layer of a thermal interface material may be disposed between the heat spreader's first surface 232 and the heat sink (or other device).
- IC die 210 may comprise any type of semiconductor device.
- the IC die 210 comprises a processing system or device.
- IC die 210 may comprise a microprocessor or a graphics processor.
- the IC die 210 can perform instructions from any number of processor architectures having any number of instruction formats.
- an instruction is an “x86” instruction, as used by Intel Corporation.
- the processor may perform instructions from other architectures or from other processor designers.
- the IC die 210 comprises a memory device.
- the IC die 210 comprises a system-on-chip (SoC).
- SoC system-on-chip
- the IC die 210 may include digital circuitry, analog circuitry, or a combination of both analog and digital circuitry.
- Interconnects 220 are formed by coupling terminals 120 on the substrate first surface 102 (see FIG. 1A ) with terminals on the IC die 210 by, for example, a solder reflow process.
- the substrate terminals 120 may each comprise a pad, pillar, or stud bump formed from any suitable metal or combination of metals (e.g., copper, nickel, aluminum, etc.), and the die terminals may also comprise a pad, pillar, or stud bump formed from any suitable metal or combination of metals.
- Solder e.g., in the form of balls or bumps
- these terminals may then be joined using a solder reflow process.
- interconnects are but one example of the type of interconnects that can be formed between substrate 100 and IC die 210 and, further, that any other suitable type of interconnect may be utilized.
- a layer of underfill material (not shown in FIG. 2 ) may be disposed around the interconnects 220 and between the IC die 210 and the substrate's first side 102 .
- Heat spreader 230 may be comprised of any suitable thermally conductive materials and may have any suitable shape or structure.
- the heat spreader 230 comprises a lid having a side wall (or walls) 237 extending towards the substrate's first side 102 , with this wall (or walls) being secured to the substrate surface 102 by the adhesive 290 .
- the above-describe lid is sometimes referred to as an integrated heat spreader, or IHS.
- Materials that may be used to construct the heat spreader 230 include metals (e.g., copper and alloys thereof), thermally conductive composites, and thermally conductive polymers.
- the assembly 200 includes a single IC die 210 .
- the assembly 200 may comprise a multi-chip package.
- one or more other integrated circuit die e.g., a memory device, a voltage regulator, etc.
- passive devices such as capacitors and inductors, may be disposed on the glass core substrate 100 or, alternatively, integrated into the build-Up structures 130 , 140 of the substrate.
- an array capacitor or a thin-film capacitor may be integrated into the build-up structures 130 , 140 of the substrate 100 .
- a wireless component such as an antenna or an RF shield
- a wireless component may be disposed on glass core substrate 100 or integrated into the build-up structures 130 , 140 of this substrate.
- These additional devices whether IC die, passive devices, or other components, may be disposed on either side 102 , 104 of the glass core substrate 100 .
- the assembly 200 may form part of any type of computing device. According to one embodiment, the assembly 200 may form part of a server or desktop computer. In another embodiment, the assembly 200 forms part of a lap-top computer or similar mobile computing device (e.g., a net-top computer). In a further embodiment, the assembly 200 comprises part of a hand-held computing device, such as a cell phone, a smart phone, or a mobile internet device (MID). In yet another embodiment, the assembly 200 forms part of an embedded computing device.
- a hand-held computing device such as a cell phone, a smart phone, or a mobile internet device (MID).
- MID mobile internet device
- the assembly 200 forms part of an embedded computing device.
- FIG. 3 Illustrated in FIG. 3 are embodiments of various methods of making a glass core substrate. These various methods and embodiments thereof are further illustrated in FIGS. 4A-4F , FIGS. 5A-5C , FIGS. 6A-6C , FIGS. 7A-7C , FIGS. 8A-8C , FIGS. 9A-9C , FIGS. 10A-10C , FIGS. 11A-11D , FIG. 12 , FIG. 13 , and FIG. 14 , and reference should be made to these figures as called out in the text below.
- a glass plate is provided. This is illustrated in FIG. 4A , where a glass plate 410 is shown.
- the glass plate includes a first surface 412 and an opposing second surface 414 that is generally parallel with first surface 412 .
- Glass plate 410 may comprise any suitable type of glass and have any suitable thickness (see discussion above), depending upon the application and/or desired characteristics.
- the glass plate 410 is of a size and configuration to enable formation of a single substrate.
- the glass plate 410 is of a size and configuration to enable the formation of two or more substrates (e.g., the glass plate 410 comprises a panel from which two or more substrates will be cut). Plate 410 will have a softening temperature associated with the glass material comprising this plate.
- holes or vias are formed in the glass plate. This is further illustrated in FIG. 4B , where holes 420 have been formed in glass plate 410 , each hole extending from the first surface 412 to the plate's second surface 414 . In other embodiments, one or more of the holes or vias 420 may not extend entirely through the thickness of the glass plate 410 .
- Various methods may be implemented to form the holes 420 .
- the holes are formed by a planar imprinting technique (see FIGS. 5A-5C ). In another embodiment, the holes are formed by a roller imprinting technique (see FIGS. 6A-6B ).
- the holes are formed by a sand blasting (or power blasting or particle blasting) technique (see FIGS. 7A-7C ).
- a sand blasting (or power blasting or particle blasting) technique see FIGS. 7A-7C ).
- FIGS. 7A-7C a sand blasting technique for forming holes 420 will now be described in greater detail. It should be understood, however, that the disclosed embodiments are not limited to the hole formation techniques described in FIGS. 5A through 7C and, further, that other methods may be employed to form holes in a glass plate (e.g., laser drilling, etching, etc.).
- an imprinting tool 510 is shown in conjunction with glass plate 410 .
- a number of protrusions 520 extend from imprinting tool 510 , and each of these protrusions is sized, oriented, and located to create one of the holes or vias 420 in glass plate 410 .
- the imprinting tool 510 may comprise any suitable material capable of forming the holes in the glass material of plate 410 and withstanding the associated processing temperatures.
- surfaces of the imprinting tool 510 and protrusions 520 may include a coating or surface treatment to minimize adhesion with the glass material (e.g., to prevent sticking between the tool and glass).
- the glass plate 410 is raised to the softening temperature, and the protrusions 520 of imprinting tool 510 are plunged into the glass plate 410 . Protrusions 520 will form holes 420 in the softened glass plate 410 .
- the time required to heat glass plate 410 to the softening temperature, as well as the amount of time the plate is maintained at this temperature while engaged with the imprinting tool 510 are dependent upon, for example, the glass material comprising plate 410 , the desired characteristics of the final glass core, and the processing equipment being utilized.
- the imprinting tool 510 has been removed and the plate 410 cooled to return the glass material to a solid state. Holes 420 remain in the glass plate 410 at locations corresponding to protrusions 520 on imprinting tool 510 .
- an annealing process may be performed to relieve internal stresses within glass plate 410 .
- FIGS. 6A and 6B a roller imprinting tool 610 is shown in conjunction with glass plate 410 .
- a number of protrusions 620 extend from the roller imprinting tool 610 , and each of these protrusions is sized, oriented, and located to create one of the holes or vias 420 in glass plate 410 . Note that, for clarity and ease of illustration, only a portion of the protrusions 620 on tool 610 are shown in FIGS. 6A-6B (e.g., protrusions 620 may extend about the full circumference of tool 610 ).
- Roller imprinting tool 610 may rotate about an axis 605 , and the glass plate 410 may rest on a support plate or carrier 630 that is capable of moving relative to tool 610 (or, alternatively, tool 610 is capable of moving relative to support plate 630 ).
- the imprinting tool 610 may comprise any suitable materials capable of forming the holes in the glass material of plate 410 and withstanding the associated processing temperatures.
- surfaces of the imprinting tool 610 and protrusions 620 may include a coating or surface treatment to minimize adhesion with the glass material.
- the glass plate 410 is raised to the softening temperature, and the protrusions 620 of imprinting tool 610 are engaged with glass plate 410 .
- the roller imprinting tool 610 is engaged with glass plate 410 by moving the glass plate relative to tool 610 (see arrow 8 ) while rotating the tool 610 about axis 605 (see arrow 9 ).
- Protrusions 620 will form holes 420 in the softened glass plate 410 .
- the time required to heat glass plate 410 to the softening temperature, as well as the amount of time the plate is maintained at this temperature while engaged with the imprinting tool 610 are dependent upon, for example, the glass material comprising plate 410 , the desired characteristics of the final glass core, and the processing equipment being utilized.
- the plate 410 After the glass plate 410 has engaged with the roller imprinting tool 610 , the plate 410 is cooled to return the glass material to a solid state. Holes 420 remain in the glass plate at locations corresponding to protrusions 620 on imprinting tool 610 . In one embodiment, after imprinting, an annealing process may be performed to relieve internal stresses within glass plate 410 .
- a layer of resist material 710 has been disposed on the first surface 412 of glass plate 410 , and this resist layer 710 has been patterned to form openings 720 .
- a sand blasting process will be performed on the glass plate 410 , and the resist layer 710 may comprise any material capable of withstanding the sand blasting process (e.g., the resist layer is substantially impervious to the sand blasting process or, alternatively, the resist layer is removed by the sand blasting process at a lower rate then the glass material is removed).
- the resist layer material should also be amendable to a patterning technique (e.g., photolithography) to enable formation of openings 720 .
- a sand blasting process (which may also be referred to as powder blasting or particulate blasting) is performed on the glass plate 410 having patterned resist layer 710 .
- Any suitable sand blasting technique and tools may be employed using any suitable sand or particulate 730 .
- the particulate used will depend upon the tools employed, the process characteristics, and the glass material comprising plate 410 .
- the moving particulates 730 will remove those portions of the glass plate exposed by openings 720 in resist layer 710 .
- the moving particulates 730 may also attack the resist material 720 , but at a lower rate than the glass substrate 410 , allowing for the formation of holes 420 at only locations of openings 720 .
- Sand blasting may continue until the holes 420 extend through the glass plate 410 from first surface 412 to second surface 414 (although it is within the scope of the disclosed embodiments that one or more of the holes 420 does not extend entirely through the glass plate 410 ). After sand blasting is complete, as shown in FIG. 7C , the resist material 720 is removed, and holes 420 have been formed in glass plate 410 .
- a wetting or adhesion layer may be formed over walls of the vias. This is illustrated in FIG. 4C , where a layer of wetting material 430 has been disposed over the walls 425 of holes 420 , as well as over the first surface 412 of glass plate 410 . Any suitable blanket deposition process may be employed to form wetting layer 430 , such as a plating technique (electroplating or electroless plating), CVD, or PVD.
- the wetting material 430 is then removed from the glass plate's first surface 412 , such that the wetting material 430 remains only on the walls 425 of vias 420 , as shown in FIG. 4D .
- the excess wetting material 430 may be removed from the surface 412 by, for example, a grinding process or chemical-mechanical polishing technique.
- wetting layer 430 is to increase adhesion between the glass material of plate 410 and an electrically conductive material that is to be deposited in holes 420 , and the wetting layer 430 may comprise any suitable material capable of increasing adhesion between these materials.
- the wetting layer 430 comprises a metal, such as, for example, titanium, chromium, nickel, or vanadium, as well as alloys of these and/or other metals.
- a wetting layer is not deposited on the surfaces of the vias 420 in glass plate 410 (i.e., the step corresponding to block 315 may be omitted).
- the holes in the glass plate are filled with an electrically conductive material to form conductors extending through the glass plate.
- an electrically conductive material 440 has been disposed in holes 420 .
- the conductive material 440 is disposed on the wetting layer 430 , but as noted above in other embodiments such a wetting layer may not be present.
- the electrically conductive material 440 may be deposited in the vias 420 by any suitable process, such as, for example, screen printing techniques, plating techniques (electroplating or electroless plating), CVD, or PVD.
- the material 440 forming conductors in glass plate 410 may comprise any suitable electrically conductive material, including metals, composite materials, and electrically conductive polymers. Suitable metals include copper, tin, silver, gold, nickel, aluminum, and tungsten, as well as alloys of these and/or other metals. In one embodiment, any of these metals may be deposited in paste or particle form (e.g., where a screen printing technique used), and a sintering process may be performed after paste deposition.
- one or more build-up layers is disposed on each side of the glass plate (or perhaps only one side) to create build-up structures, as previously described. This is shown in FIG. 4F , where a first build-up structure 450 has been formed on the first surface 412 of glass plate 410 , and a second build-up structure 460 has been formed on the glass plate's second surface 414 .
- Each build-up structure 450 , 460 may comprise any suitable number of alternating layers of dielectric material and metal (e.g., one or more), and they may be formed by any suitable techniques. The structure and formation of such build-up structures is described in greater detail with reference to FIGS. 1B through 1F and the accompanying text above.
- At least one of the conductors 440 is electrically coupled with a metal layer of the first build-up structure that is nearest the glass plate 410 , and in a further embodiment at least one of the conductors 440 is electrically coupled with a metal layer of the second build-up structure that is nearest the glass plate.
- electrically conductive terminals may be formed on the glass plate (terminals are not shown in FIGS. 4A-4F ).
- a first set of terminals may be formed on the first build-up structure 450
- a second set of terminals may be formed on the second build-up structure 460 .
- the structure and formation of such terminals is described in greater detail with reference to FIGS. 1A through 1F and the accompanying text above.
- the glass plate 410 includes structures and features corresponding to two or more substrates.
- the glass plate 410 with build-up structures 450 , 460 may be singulated into these discrete substrates (either before or after formation of the terminals).
- a glass core with holes is formed by a casting process.
- An embodiment of a casting process is shown in FIGS. 8A-8C .
- a casting mold 810 includes a number of protrusions 820 , each protrusions 820 being sized, oriented, and located to create one of the holes or vias in a molded glass plate.
- the casting mold 810 may comprise any suitable material capable of withstanding the processing temperatures associated with molten glass.
- surfaces of the casting mold 810 and protrusions 820 may include a coating or surface treatment to minimize adhesion with the glass material (e.g., to prevent sticking between the mold and glass).
- a glass material 405 which has been heated to the melt temperature for a time sufficient to transform the glass into a molten liquid state, is disposed in the mold 810 .
- the molten glass flows into the mold 810 and around protrusions 820 , such that holes will be formed at locations corresponding to protrusions 820 .
- the glass is then cooled to a solid state and then removed from the mold 820 , providing a cast glass plate 410 having holes 420 , as shown in FIG. 8C .
- the time and temperature profile employed to both heat and cool the glass will be dependant upon the glass material being used as well as the desired properties of the final glass plate.
- an annealing process may be performed to relieve internal stresses within glass plate 410 .
- a glass core substrate may be fabricated, as described above with respect to blocks 315 , 320 , 390 , and 395 .
- a wetting layer as shown in block 315 , may be omitted in some embodiments.
- a glass core is formed by providing a glass body having embedded conductive wires.
- FIGS. 9A and 9B show a glass body 910 having embedded wires 920 .
- the wires 920 are disposed within holes 930 , wherein the holes 930 may be formed during the process of embedding the wires 920 within the glass body 910 .
- Wires 920 may comprise any suitable electrically conductive material (e.g., copper, aluminum, nickel, as well as alloys of these and/or other metals).
- Glass body 910 may comprise any suitable glass material and may be formed using any suitable process or combination of processes.
- the wires 920 are embedded during the same process in which glass body 910 is formed.
- the glass body 910 having embedded wires 920 may be formed using an extrusion process.
- via formation and metal fill processes can be omitted.
- the glass body 910 has a generally rectangular parallel-piped shape.
- Glass body may have a surface 912 a and an opposing surface 912 b that is generally parallel with surface 912 a , a surface 914 a and an opposing surface 914 b that is generally parallel with surface 914 a , and a surface 916 a and an opposing surface 916 b that is generally parallel with surface 916 a .
- the wires 920 (and holes 930 ) extend from surface 912 a through the glass body 910 to opposing surface 912 b , and the wires may be generally parallel with surfaces 914 a - b and 916 a - b .
- the wires 920 may have any other suitable shape (e.g., oval, square, hexagonal, etc.).
- the glass body 910 when viewed from the side (see FIG. 9B ), has a rectangular cross-section; however, it should be understood that the disclosed embodiments are not limited to a rectangular or square cross-section (e.g., the glass body 910 may have a circular or oval cross-section, etc.).
- one or more slices are cut from the glass body. This is illustrated in FIG. 9C , where a cutting tool and/or process 950 is applied to the glass body 910 to cut a slice 940 .
- Slice 940 has a first side 942 and an opposing second side 944 that is generally parallel with first side 942 . Also, portions of the embedded wires 920 remain in the slice 940 and extend from the first side 942 to the second side 944 (for clarity, the hidden lines associated with the extension of wires 920 through the thickness of slice 940 are shown for only a portion of the wires in FIG. 9C ).
- Any suitable cutting tool or method may be employed to cut a slice 940 from glass body 910 , such as laser cutting or mechanical sawing. In one embodiment, after cutting, an annealing process may be performed to relieve internal stresses within glass slice 410 .
- the slice 940 having embedded wire portions 920 may be used to construct a glass core for a substrate, with the wire portions 920 providing conductors through the glass core's thickness. Utilizing a structure having embedded wires as conductors eliminates the processes of via formation (e.g., see block 310 ) and via metal fill (e.g., see block 320 and 315 ). In one embodiment, as set forth in block 340 of FIG. 3 , a single slice 940 may be used as the glass core for a substrate.
- One or more build-up layers may be formed on the first and second side 942 , 944 of the core 940 (or perhaps only one side o the core), and terminals may also be formed on the build-up structures (see blocks 390 and 395 , as well as the accompanying text above).
- two or more slices cut from the glass body may be joined together to form a glass core.
- FIGS. 10A and 10B show two slices 940 a and 940 b cut from glass body 910 , each having embedded wires 920 extending through their respective thicknesses (as before, the hidden lines associated with wires 920 are shown for only a portion of the wires for clarity).
- the two glass slices 940 a , 940 b are joined together along the two facing edges 914 a , 914 b of slices 940 a , 940 b , respectively, to form a glass core 1002 having conductors 920 .
- any suitable process may be employed to join or fuse the two slices 940 a , 940 b together.
- the slices 940 a - b may be brought together under elevated temperature (e.g., at or above the softening temperature) and/or pressure to fuse the two glass pieces together.
- the slices 940 a - b may be joined using an adhesive.
- FIGS. 10A and 10B two slices 940 a - b cut from glass body 910 were joined together to create a glass core.
- any suitable number of slices can be joined together to create a glass core having any desired size.
- three slices 940 c , 940 d , 940 e may be joined together to form a glass core 1003 .
- Embedded wires 920 extend through the thickness of the glass core 1003 .
- the substrate fabrication process may continue as previously described.
- One or more build-up layers may be formed on the opposing sides of the core 1002 or 1003 (or perhaps only one side thereof), and terminals may also be formed on the build-up structures (see blocks 390 and 395 , as well as the accompanying text above).
- alignment elements are provided. This is illustrated in FIGS. 11A and 11B , where mating alignment elements 1150 , 1160 have been disposed on glass body 910 (like features between FIGS. 9A-9C and FIGS. 11A-11D retaining the same numerical designation in FIGS. 11A-11D ). Where two or more glass slices are being joined to form a core, the alignment elements 1150 , 1160 can be used to align and orient the slices relative to each other during the joining process.
- the mating alignment elements may comprise any structures or features capable of aligning and/or orienting one glass slice relative to another glass slice, and any suitable number of mating alignment features may be disposed on the glass body 910 (and, hence, any slice cut from the glass body).
- alignment elements 1150 there are two alignment elements 1150 , each comprising a wire partially embedded in (or otherwise adhered to) the surface 914 b of glass body 910 .
- alignment elements 1160 there are two alignment elements 1160 , and each comprises a notch formed in the glass body's opposing surface 914 a . Again, however, there may be any suitable number of mating alignment elements (e.g., three or more mating pairs, etc.).
- the alignment elements 1150 , 1160 may be formed on, or disposed on, the glass body 910 using any suitable technique. According to one embodiment, the alignment elements 1150 are disposed on the glass body 910 during the same process in which wires 920 are embedded, and in a further embodiment the alignment elements 1160 are also formed during the same process that creates glass body 910 (e.g., wires 920 and 1150 may be disposed on glass body 910 during an extrusion process that also results in formation of notches 1160 ).
- either of the alignment elements 1150 or 1160 may be disposed on glass body 910 by separate processes (e.g., notches 1160 may be formed after extrusion by a grinding or cutting process, wires 1150 may be disposed on glass body 910 using adhesive, etc.).
- the alignment elements may comprise any suitable materials capable of withstanding any subsequent processing temperatures.
- the wires 1150 may comprise a metal, such as tungsten, molybdenum, or nickel, as well as alloys of these and/or other metals.
- the wires 1150 comprises the same metal as embedded wires 920 .
- the wires 1150 comprise a metal having a CTE approximately the same as the glass material of body 910 .
- the glass body 910 having alignment elements 1150 , 1160 is then cut into slices (see block 335 ), as previously described. Two or more of these slices can then be joined to form a glass core for a substrate (see block 345 ).
- two slices 940 a and 940 b have been joined to form glass core 1102 .
- the alignment elements 1150 , 1160 engage to align these two pieces relative to one another.
- three sections 940 c , 940 d , and 940 e have been joined to form glass core 1103 . Again, the mating alignment elements 1150 , 1160 of the three sections 940 c - e engage and align these three pieces relative to each other.
- the substrate fabrication process may continue as previously described.
- One or more build-up layers may be formed on the opposing sides of the core 1102 or 1103 (or perhaps only one side thereof), and terminals may also be formed on the build-up structures (see blocks 390 and 395 , as well as the accompanying text above).
- the alignment wires 1150 were disposed within the array of conductors 920 .
- the alignment wires 1150 may be utilized as conductors through the glass core (e.g., the alignment wires 1150 may serve functions similar to conductors 920 ).
- the alignment elements may be located outside the array of conductors, and in yet another embodiment the alignment elements may be removed after joining is complete.
- FIG. 12 shows five glass slices or sections 1201 , 1202 , 1203 , 1204 , and 1205 that have been joined together to form a glass core 1200 .
- a number of conductors 1220 extend through each of the glass sections 1201 - 1205 .
- Each slice of glass 1201 - 1205 also includes mating alignment elements 1250 , 1260 , which have been utilized to align the glass sections 1201 - 1205 during the joining process.
- the alignment elements 1250 , 1260 are positioned outside the array of conductors 1220 .
- portions of the glass core including the alignment elements 1250 , 1260 may be removed.
- the glass core 1200 may be cut along lines X-X and Y-Y to remove the alignment features 1250 , 1260 , and any suitable cutting process may be employed to remove these portions of the core (e.g., laser cutting, sawing, etc.).
- the alignment elements comprise a round wire and a mating triangular-shaped notch.
- the aforementioned alignment elements may have any suitable shape and configuration.
- two glass slices 1301 and 1302 are to be joined together, and each slice includes alignment features 1350 and 1360 .
- Alignment features 1350 comprise a wire
- alignment features 1360 comprise a semi-circular notch sized to receive one of the wires 1350 .
- two glass sections 1401 and 1402 are to be joined together, with each slice having alignment elements 1450 and 1460 .
- Alignment features 1460 comprise notches (in this instance, semi-circular in shape), but the alignment elements 1450 comprise protrusions formed directly on the glass sections 1401 , 1402 (the protrusion in this example also being semi-circular in shape). In the embodiment of FIG. 14 , it is not necessary to attach separate alignment features (e.g., alignment wires), and both mating alignment features 1450 , 1460 may be formed during an extrusion process utilized to create the glass body (having embedded wires) from which the slices 1401 , 1402 are cut.
- alignment features e.g., alignment wires
- the figures are schematic diagrams provided as an aide to understanding the disclosed embodiments, and no unnecessary limitations should be implied from the figures.
- a relatively small number of features may have been illustrated for clarity and ease of illustration.
- the number of conductors 60 (or 440 , 920 , 1220 ) extending through the glass core 150 (or 410 , 1002 , 1003 , 1102 , 1103 , 1200 ) shown in the figures may be substantially less than a number of conductors that may, in practice, be disposed in such a glass core.
- the figures may not be drawn to scale, and in some cases lines (e.g., hidden lines) have been omitted for ease of understanding.
- Glass materials may have a CTE of approximately 3.2 ppm, although the CTE value is temperature dependent and will also vary depending upon the composition of any particular glass material. Silicon may have a CTE of approximately 2.6 ppm, which again is temperature dependent.
- Organic polymer-based materials typically used in the construction of package substrates and circuit boards may have a CTE of approximately 12 or more (again, a value that is temperature and composition dependent). Although, as noted above, the CTE of a substance is temperature and composition dependent, the CTE mismatch between a silicon die and the underlying substrate is significantly reduced using a glass core substrate as compared to a polymer-based substrate material.
- glass may have a modulus, E, of approximately 75 GPA, whereas commonly used organic polymer-based materials may have a modulus of approximately 25 GPa (the value of E also being dependent upon the composition of a substance).
- E modulus
- a glass core substrate may provide a three-fold increase in modulus, which in some embodiments may provide the potential for a corresponding three-fold decrease in substrate warpage.
- a further advantage of glass is that it may be manufactured with more consistent flatness than common polymer materials.
- the above-described reductions in CTE mismatch and warpage may enable the use of a smaller pitch for die-to-package interconnects, as well as a larger number of these interconnects, providing increase I/O capability.
- a pitch of 50 micrometers or less may be achieved for die-to-package interconnects when using a glass core substrate.
- Large substrate warpage may lead to non-contact-open failures in the die-to-package interconnects during the chip attach process, as well as leading to high stresses within the die itself (e.g., within the inter-layer dielectric layers, or ILD layers, of the die), both of which can result in lower reliability.
- the disclosed glass core substrate may enable the implementation of higher I/O packages while, at the same time, maintaining or improving reliability.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Inorganic Chemistry (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Combinations Of Printed Boards (AREA)
- Joining Of Glass To Other Materials (AREA)
- Micromachines (AREA)
Abstract
Description
Claims (13)
Priority Applications (10)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/653,710 US8207453B2 (en) | 2009-12-17 | 2009-12-17 | Glass core substrate for integrated circuit devices and methods of making the same |
TW99136723A TWI467716B (en) | 2009-12-17 | 2010-10-27 | Glass core substrate for integrated circuit devices and methods of making the same |
KR1020147005894A KR101531482B1 (en) | 2009-12-17 | 2010-11-11 | Glass core substrate for integrated circuit devices and methods of making the same |
DE112010004890.8T DE112010004890B4 (en) | 2009-12-17 | 2010-11-11 | Glass core substrate fabrication process for integrated circuit devices |
KR1020127015587A KR101389626B1 (en) | 2009-12-17 | 2010-11-11 | Glass core substrate for integrated circuit devices and methods of making the same |
PCT/US2010/056310 WO2011084235A2 (en) | 2009-12-17 | 2010-11-11 | Glass core substrate for integrated circuit devices and methods of making the same |
CN201080058105.2A CN102668068B (en) | 2009-12-17 | 2010-11-11 | For glass core substrate and the manufacture method thereof of integrated device electronics |
IN3163DEN2012 IN2012DN03163A (en) | 2009-12-17 | 2010-11-11 | |
US13/442,092 US10070524B2 (en) | 2009-12-17 | 2012-04-09 | Method of making glass core substrate for integrated circuit devices |
US15/172,029 US9686861B2 (en) | 2009-12-17 | 2016-06-02 | Glass core substrate for integrated circuit devices and methods of making the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/653,710 US8207453B2 (en) | 2009-12-17 | 2009-12-17 | Glass core substrate for integrated circuit devices and methods of making the same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/442,092 Division US10070524B2 (en) | 2009-12-17 | 2012-04-09 | Method of making glass core substrate for integrated circuit devices |
Publications (2)
Publication Number | Publication Date |
---|---|
US20110147055A1 US20110147055A1 (en) | 2011-06-23 |
US8207453B2 true US8207453B2 (en) | 2012-06-26 |
Family
ID=44149495
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/653,710 Active 2030-08-19 US8207453B2 (en) | 2009-12-17 | 2009-12-17 | Glass core substrate for integrated circuit devices and methods of making the same |
US13/442,092 Active 2032-08-19 US10070524B2 (en) | 2009-12-17 | 2012-04-09 | Method of making glass core substrate for integrated circuit devices |
US15/172,029 Active US9686861B2 (en) | 2009-12-17 | 2016-06-02 | Glass core substrate for integrated circuit devices and methods of making the same |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/442,092 Active 2032-08-19 US10070524B2 (en) | 2009-12-17 | 2012-04-09 | Method of making glass core substrate for integrated circuit devices |
US15/172,029 Active US9686861B2 (en) | 2009-12-17 | 2016-06-02 | Glass core substrate for integrated circuit devices and methods of making the same |
Country Status (7)
Country | Link |
---|---|
US (3) | US8207453B2 (en) |
KR (2) | KR101531482B1 (en) |
CN (1) | CN102668068B (en) |
DE (1) | DE112010004890B4 (en) |
IN (1) | IN2012DN03163A (en) |
TW (1) | TWI467716B (en) |
WO (1) | WO2011084235A2 (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110147059A1 (en) * | 2009-12-17 | 2011-06-23 | Qing Ma | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same |
US20120106117A1 (en) * | 2010-11-02 | 2012-05-03 | Georgia Tech Research Corporation | Ultra-thin interposer assemblies with through vias |
US20120142184A1 (en) * | 2010-12-06 | 2012-06-07 | Industrial Technology Research Institute | Manufacturing method of semiconductor structure |
US9001520B2 (en) | 2012-09-24 | 2015-04-07 | Intel Corporation | Microelectronic structures having laminated or embedded glass routing structures for high density packaging |
US20160141257A1 (en) * | 2010-03-03 | 2016-05-19 | Georgia Tech Research Corporation | Through-package-via (tpv) structures on inorganic interposer and methods for fabricating same |
US9445496B2 (en) | 2012-03-07 | 2016-09-13 | Intel Corporation | Glass clad microelectronic substrate |
US9615453B2 (en) | 2012-09-26 | 2017-04-04 | Ping-Jung Yang | Method for fabricating glass substrate package |
US10070524B2 (en) * | 2009-12-17 | 2018-09-04 | Intel Corporation | Method of making glass core substrate for integrated circuit devices |
US10453786B2 (en) | 2016-01-19 | 2019-10-22 | General Electric Company | Power electronics package and method of manufacturing thereof |
US10622310B2 (en) | 2012-09-26 | 2020-04-14 | Ping-Jung Yang | Method for fabricating glass substrate package |
TWI697077B (en) * | 2017-01-24 | 2020-06-21 | 美商通用電機股份有限公司 | Power electronics package and method of manufacturing thereof |
Families Citing this family (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9497849B2 (en) * | 2012-07-10 | 2016-11-15 | Ibiden Co., Ltd. | Printed wiring board |
US20140027163A1 (en) * | 2012-07-30 | 2014-01-30 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board and method for manufacturing the same |
KR101472640B1 (en) * | 2012-12-31 | 2014-12-15 | 삼성전기주식회사 | Circuit board and method of manufacturing the same |
KR20150130367A (en) * | 2013-03-07 | 2015-11-23 | 스미또모 베이크라이트 가부시키가이샤 | Apparatus, composition for adhesive, and adhesive sheet |
JP2014236102A (en) * | 2013-05-31 | 2014-12-15 | 凸版印刷株式会社 | Wiring board with through electrode, manufacturing method of the same, and semiconductor device |
KR20150014167A (en) * | 2013-07-29 | 2015-02-06 | 삼성전기주식회사 | Pcb having glass core |
KR101483875B1 (en) * | 2013-07-31 | 2015-01-16 | 삼성전기주식회사 | Glass core substrate and manufacturing method thereof |
KR20150042042A (en) * | 2013-10-10 | 2015-04-20 | 삼성전기주식회사 | Printed circuit board and method of manufacturing the same |
KR101580287B1 (en) | 2014-05-02 | 2015-12-24 | 삼성전기주식회사 | Printed circuit board, printed circuit board strip and manufacturing method thereof |
JP6513786B2 (en) * | 2014-05-06 | 2019-05-15 | インテル コーポレイション | Multilayer package with integrated antenna |
US9875980B2 (en) | 2014-05-23 | 2018-01-23 | Amkor Technology, Inc. | Copper pillar sidewall protection |
SG11201608947SA (en) * | 2014-06-16 | 2016-11-29 | Intel Corp | Embedded memory in interconnect stack on silicon die |
KR20150145451A (en) | 2014-06-19 | 2015-12-30 | 삼성전기주식회사 | Substrate strip, substrate panel and manufacturing method of substrate strip |
JP2016009844A (en) * | 2014-06-26 | 2016-01-18 | ソニー株式会社 | Semiconductor device and manufacturing method of semiconductor device |
JP2016046361A (en) * | 2014-08-22 | 2016-04-04 | 凸版印刷株式会社 | Glass interposer |
KR102281459B1 (en) | 2014-11-05 | 2021-07-27 | 삼성전기주식회사 | Printed circuit board and manufacturing method thereof |
KR101629435B1 (en) | 2014-11-10 | 2016-06-10 | 삼성전기주식회사 | Printed circuit board and manufacturing method thereof |
JP6539992B2 (en) * | 2014-11-14 | 2019-07-10 | 凸版印刷株式会社 | Printed circuit board, semiconductor device, method of manufacturing wired circuit board, method of manufacturing semiconductor device |
KR102333081B1 (en) * | 2015-06-18 | 2021-12-01 | 삼성전기주식회사 | Printed circuit board |
KR20170004260A (en) | 2015-07-01 | 2017-01-11 | 삼성전기주식회사 | Printed circuit board and manufacturing method thereof |
CN107046018B (en) * | 2015-09-16 | 2020-06-02 | 杨秉荣 | Glass substrate package and method of manufacturing the same |
WO2018123480A1 (en) * | 2016-12-28 | 2018-07-05 | タツタ電線株式会社 | Heat dissipation board, heat dissipation circuit structure, and method for manufacturing same |
JP6810617B2 (en) * | 2017-01-16 | 2021-01-06 | 富士通インターコネクトテクノロジーズ株式会社 | Circuit boards, circuit board manufacturing methods and electronic devices |
US11078112B2 (en) * | 2017-05-25 | 2021-08-03 | Corning Incorporated | Silica-containing substrates with vias having an axially variable sidewall taper and methods for forming the same |
US10211137B2 (en) * | 2017-06-08 | 2019-02-19 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package |
US10947148B2 (en) | 2017-08-07 | 2021-03-16 | Seagate Technology Llc | Laser beam cutting/shaping a glass substrate |
US11393745B2 (en) | 2017-09-29 | 2022-07-19 | Intel Corporation | Semiconductor packages with embedded interconnects |
US10689286B2 (en) | 2017-10-13 | 2020-06-23 | Seagate Technology Llc | Separation of glass shapes using engineered induced thermal gradients after process cutting |
EP3476797B1 (en) * | 2017-10-31 | 2020-02-12 | Honeywell International Inc. | Method of depositing electrodes and electrolyte on microelectromechanical system electrochemical sensors |
US11152294B2 (en) | 2018-04-09 | 2021-10-19 | Corning Incorporated | Hermetic metallized via with improved reliability |
US11616283B2 (en) * | 2018-09-05 | 2023-03-28 | Intel Corporation | 5G mmWave antenna architecture with thermal management |
CN109559886B (en) * | 2018-12-10 | 2020-10-27 | 国网山东省电力公司乳山市供电公司 | Voltage regulator winding manufacturing method |
CN113474311B (en) | 2019-02-21 | 2023-12-29 | 康宁股份有限公司 | Glass or glass ceramic article with copper-metallized through-holes and process for making same |
CN112312649A (en) * | 2019-08-01 | 2021-02-02 | 中兴通讯股份有限公司 | Hole stacking structure, heat dissipation structure and manufacturing method of printed circuit board |
US11694906B2 (en) * | 2019-09-03 | 2023-07-04 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor devices and methods of manufacturing semiconductor devices |
US20220189880A1 (en) * | 2020-12-16 | 2022-06-16 | Srinivas V. Pietambaram | Microelectronic structures including glass cores |
WO2023043608A1 (en) * | 2021-09-14 | 2023-03-23 | Corning Incorporated | Methods and apparatus for manufacturing an electronic apparatus |
US20230089096A1 (en) * | 2021-09-21 | 2023-03-23 | Intel Corporation | Multiple dies coupled with a glass core substrate |
US12094726B2 (en) | 2021-12-13 | 2024-09-17 | Applied Materials, Inc. | Adapting electrical, mechanical, and thermal properties of package substrates |
Citations (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4221047A (en) | 1979-03-23 | 1980-09-09 | International Business Machines Corporation | Multilayered glass-ceramic substrate for mounting of semiconductor device |
US4639543A (en) | 1985-02-04 | 1987-01-27 | Richard J. Birch | Semiconductor devices having a metallic glass substrate |
US4975103A (en) | 1988-09-07 | 1990-12-04 | Schott Glaswerke | Process for producing a planar glass substrate coated with a dielectric layer system |
US5294238A (en) | 1991-03-27 | 1994-03-15 | Semiconductor Energy Laboratory Co., Ltd. | Glass substrate for a semiconductor device and method for making same |
US5705855A (en) | 1995-01-13 | 1998-01-06 | Motorola, Inc. | Integrated circuit for directly attaching to a glass substrate and method for manufacturing the same |
US6156413A (en) | 1996-10-25 | 2000-12-05 | Canon Kabushiki Kaisha | Glass circuit substrate and fabrication method thereof |
US6177707B1 (en) | 1998-03-02 | 2001-01-23 | U.S. Philips Corporation | Semiconductor device comprising a glass supporting body onto which a substrate with semiconductor elements and a metalization is attached by means of an adhesive |
JP2001053191A (en) | 1999-08-05 | 2001-02-23 | Fujitsu Ltd | Substrate with electrode projections and manufacturing method thereof |
US6194762B1 (en) | 1996-02-09 | 2001-02-27 | Semiconductor Energy Laboratory Co., Ltd. | Complementary metal oxide semiconductor (CMOS) device comprising thin-film transistors arranged on a glass substrate |
US6309901B1 (en) | 1997-10-24 | 2001-10-30 | Agfa-Gevaert | Use of glass laminate as a substrate in semiconductor devices |
US6339197B1 (en) * | 1999-05-27 | 2002-01-15 | Hoya Corporation | Multilayer printed circuit board and the manufacturing method |
US20020038725A1 (en) * | 2000-08-21 | 2002-04-04 | Matsushita Electric Industrial Co., Ltd. | Circuit board and production of the same |
US20020145197A1 (en) * | 2001-03-23 | 2002-10-10 | Ngk Spark Plug Co., Ltd. | Wiring substrate |
US20020159243A1 (en) * | 2000-12-12 | 2002-10-31 | Ngk Spark Plug Co., Ltd. | Wiring board |
US6539750B1 (en) | 1999-04-30 | 2003-04-01 | Matsushita Electric Industrial Co., Ltd. | Glass substrate forming mold and production method for glass substrate |
US6673698B1 (en) | 2002-01-19 | 2004-01-06 | Megic Corporation | Thin film semiconductor package utilizing a glass substrate with composite polymer/metal interconnect layers |
US6772514B2 (en) | 2000-06-12 | 2004-08-10 | Matsushita Electric Industrial Co., Ltd. | Method of machining glass substrate and method fabricating high-frequency circuit |
US6799438B2 (en) | 2000-07-15 | 2004-10-05 | Schott Glas | Method for making a microstructure in a glass or plastic substrate according to hot-forming technology and associated forming tool |
US6839946B2 (en) | 1996-10-17 | 2005-01-11 | Nokia Corporation | Method for fabricating a thin film bulk acoustic wave resonator (FBAR) on a glass substrate |
US20050012217A1 (en) | 2002-12-11 | 2005-01-20 | Toshiaki Mori | Multilayer wiring board and manufacture method thereof |
US6894358B2 (en) | 2001-08-24 | 2005-05-17 | Schott Glas | Process for producing microelectromechanical components and a housed microelectromechanical component |
US6989604B1 (en) | 2002-06-06 | 2006-01-24 | Advanced Micro Devices, Inc. | Conformal barrier liner in an integrated circuit interconnect |
US7038309B2 (en) | 2002-09-09 | 2006-05-02 | Via Technologies, Inc. | Chip package structure with glass substrate |
US7072018B2 (en) | 2001-06-08 | 2006-07-04 | Sanyo Electric Co., Ltd. | IC substrate of glass and display device |
US7259080B2 (en) | 2002-09-06 | 2007-08-21 | Fraunhofer-Gesellschaft Zur Forderung Der Angewandten Forschung E.V. | Glass-type planar substrate, use thereof, and method for the production thereof |
US7279771B2 (en) * | 2004-03-31 | 2007-10-09 | Shinko Electric Industries Co., Ltd. | Wiring board mounting a capacitor |
US7337540B2 (en) | 2003-11-18 | 2008-03-04 | Seiko Epson Corporation | Method of manufacturing a structure body bonding with a glass substrate and semiconductor substrate |
US7362403B2 (en) | 2004-01-30 | 2008-04-22 | Funai Electric Co., Ltd. | Liquid crystal display having gate driver IC chip COG-mounted on glass substrate |
US20080149384A1 (en) * | 2006-12-21 | 2008-06-26 | Ngk Spark Plug Co., Ltd. | Multilayer wiring board and power supply structure to be embedded in multilayer wiring board |
US20080283277A1 (en) * | 2007-05-14 | 2008-11-20 | Shinko Electric Industries Co., Ltd. | Wiring board manufacturing method and wiring board |
US7476623B2 (en) | 2004-10-09 | 2009-01-13 | Schott Ag | Method for microstructuring flat glass substrates |
US20090174065A1 (en) | 2005-04-19 | 2009-07-09 | Renesas Technology Corp. | Semiconductor device and method of manufacturing the same |
US20090273073A1 (en) | 2007-03-30 | 2009-11-05 | Kenya Tachibana | Connecting structure for flip-chip semiconductor package, build-up layer material, sealing resin composition, and circuit board |
US20100164030A1 (en) * | 2008-12-31 | 2010-07-01 | International Business Machines Corporation | Chip carrier bearing large silicon for high performance computing and related method |
US7749900B2 (en) * | 2008-09-30 | 2010-07-06 | Intel Corporation | Method and core materials for semiconductor packaging |
WO2011084235A2 (en) | 2009-12-17 | 2011-07-14 | Intel Corporation | Glass core substrate for integrated circuit devices and methods of making the same |
US7993510B2 (en) * | 1999-08-06 | 2011-08-09 | Ibiden Co., Ltd. | Electroplating solution, method for manufacturing multilayer printed circuit board using the same solution, and multilayer printed circuit board |
Family Cites Families (96)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3958317A (en) * | 1974-09-25 | 1976-05-25 | Rockwell International Corporation | Copper surface treatment for epoxy bonding |
US4379553A (en) | 1979-07-20 | 1983-04-12 | General Electric Company | Bowling lane with fire retardant decorative surface |
US4327143A (en) * | 1981-01-23 | 1982-04-27 | Westinghouse Electric Corp. | Moisture resistant laminates impregnated with an impregnating composition comprising epoxy resin and a dicyandiamide derivative |
US4664309A (en) * | 1983-06-30 | 1987-05-12 | Raychem Corporation | Chip mounting device |
US4622058A (en) | 1984-06-22 | 1986-11-11 | International Business Machines Corporation | Formation of a multi-layer glass-metallized structure formed on and interconnected to multi-layered-metallized ceramic substrate |
JPS61116881A (en) | 1984-11-12 | 1986-06-04 | Nippon Soken Inc | Connecting method of electrode |
JPH0634452B2 (en) | 1985-08-05 | 1994-05-02 | 株式会社日立製作所 | Ceramic circuit board |
US4828597A (en) | 1987-12-07 | 1989-05-09 | General Electric Company | Flexible glass fiber mat bonding method |
JPH01247041A (en) * | 1988-03-28 | 1989-10-02 | Meiji Seika Kaisha Ltd | Preparation of candy containing sealed high-pressure gas |
WO1990003706A1 (en) * | 1988-09-30 | 1990-04-05 | Right Hemisphere Pty. Limited | Television programme distribution system |
JP2598152B2 (en) * | 1990-04-28 | 1997-04-09 | シャープ株式会社 | Touch panel |
US5253319A (en) * | 1992-02-24 | 1993-10-12 | Corning Incorporated | Planar optical waveguides with planar optical elements |
JPH05267853A (en) | 1992-03-23 | 1993-10-15 | Nec Toyama Ltd | Manufacture of multilayer printed circuit board |
US5466488A (en) | 1993-02-08 | 1995-11-14 | Mitsubishi Materials Corporation | Method of making glazed AlN substrate with an Al2 O3 -SiO2 interfacial layer |
JPH06237081A (en) | 1993-02-10 | 1994-08-23 | Matsushita Electric Ind Co Ltd | Manufacture of multilayer ceramic substrate |
JP3102192B2 (en) * | 1993-03-18 | 2000-10-23 | 株式会社日立製作所 | Method for manufacturing multilayer wiring board |
US5455385A (en) * | 1993-06-28 | 1995-10-03 | Harris Corporation | Multilayer LTCC tub architecture for hermetically sealing semiconductor die, external electrical access for which is provided by way of sidewall recesses |
US5585675A (en) * | 1994-05-11 | 1996-12-17 | Harris Corporation | Semiconductor die packaging tub having angularly offset pad-to-pad via structure configured to allow three-dimensional stacking and electrical interconnections among multiple identical tubs |
JP2595909B2 (en) * | 1994-09-14 | 1997-04-02 | 日本電気株式会社 | Semiconductor device |
JPH0917919A (en) | 1995-06-29 | 1997-01-17 | Fujitsu Ltd | Semiconductor device |
US5917652A (en) * | 1996-02-05 | 1999-06-29 | Minnesota Mining And Manufacturing Company | Durable retroreflective elements |
JP2959480B2 (en) * | 1996-08-12 | 1999-10-06 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
US5981880A (en) * | 1996-08-20 | 1999-11-09 | International Business Machines Corporation | Electronic device packages having glass free non conductive layers |
JP3395621B2 (en) | 1997-02-03 | 2003-04-14 | イビデン株式会社 | Printed wiring board and manufacturing method thereof |
JP3961092B2 (en) * | 1997-06-03 | 2007-08-15 | 株式会社東芝 | Composite wiring board, flexible substrate, semiconductor device, and method of manufacturing composite wiring board |
US6154176A (en) | 1998-08-07 | 2000-11-28 | Sarnoff Corporation | Antennas formed using multilayer ceramic substrates |
JP2000119047A (en) | 1998-10-08 | 2000-04-25 | Nippon Sheet Glass Co Ltd | Glass laminate and its production |
JP4221859B2 (en) | 1999-02-12 | 2009-02-12 | 株式会社デンソー | Manufacturing method of semiconductor device |
WO2000076281A1 (en) | 1999-06-02 | 2000-12-14 | Ibiden Co., Ltd. | Multilayer printed wiring board and method of manufacturing multilayer printed wiring board |
US6413620B1 (en) | 1999-06-30 | 2002-07-02 | Kyocera Corporation | Ceramic wiring substrate and method of producing the same |
CN101232776B (en) * | 1999-09-02 | 2011-04-20 | 揖斐电株式会社 | Printed circuit board |
CN1199536C (en) * | 1999-10-26 | 2005-04-27 | 伊比登株式会社 | Multilayer printed wiring board and method of producing multilayer printed wiring board |
TW512653B (en) | 1999-11-26 | 2002-12-01 | Ibiden Co Ltd | Multilayer circuit board and semiconductor device |
EP1990833A3 (en) * | 2000-02-25 | 2010-09-29 | Ibiden Co., Ltd. | Multilayer printed circuit board and multilayer printed circuit board manufacturing method |
DE10019355A1 (en) * | 2000-04-18 | 2001-10-31 | Schott Glas | Vitreous body with increased strength |
JP2001307547A (en) * | 2000-04-25 | 2001-11-02 | Murata Mfg Co Ltd | Conductive composition and printed circuit board using the same |
JP3407716B2 (en) | 2000-06-08 | 2003-05-19 | 株式会社村田製作所 | Composite laminated electronic components |
US6753483B2 (en) | 2000-06-14 | 2004-06-22 | Matsushita Electric Industrial Co., Ltd. | Printed circuit board and method of manufacturing the same |
JP4372330B2 (en) * | 2000-10-30 | 2009-11-25 | 富士通株式会社 | Distributed optical amplifier, optical communication station, and optical communication system |
JP3905325B2 (en) * | 2001-04-23 | 2007-04-18 | 富士通株式会社 | Multilayer printed wiring board |
JP4092890B2 (en) * | 2001-05-31 | 2008-05-28 | 株式会社日立製作所 | Multi-chip module |
JPWO2003007370A1 (en) * | 2001-07-12 | 2004-11-04 | 株式会社日立製作所 | Wiring glass substrate, manufacturing method thereof, conductive paste and semiconductor module used for wiring glass substrate, wiring substrate and method of forming conductor |
TWI312166B (en) * | 2001-09-28 | 2009-07-11 | Toppan Printing Co Ltd | Multi-layer circuit board, integrated circuit package, and manufacturing method for multi-layer circuit board |
JP4079699B2 (en) | 2001-09-28 | 2008-04-23 | 富士通株式会社 | Multilayer wiring circuit board |
JP2003110238A (en) | 2001-09-28 | 2003-04-11 | Murata Mfg Co Ltd | Manufacturing method of glass ceramic multilayer board |
JP2003142804A (en) | 2001-10-31 | 2003-05-16 | Kyocera Corp | Circuit board |
DE10215654A1 (en) * | 2002-04-09 | 2003-11-06 | Infineon Technologies Ag | Electronic component with at least one semiconductor chip and flip-chip contacts and method for its production |
US7260890B2 (en) * | 2002-06-26 | 2007-08-28 | Georgia Tech Research Corporation | Methods for fabricating three-dimensional all organic interconnect structures |
US7102367B2 (en) | 2002-07-23 | 2006-09-05 | Fujitsu Limited | Probe card and testing method of semiconductor chip, capacitor and manufacturing method thereof |
ATE542149T1 (en) * | 2002-08-30 | 2012-02-15 | Nittobo Acoustic Engineering Co Ltd | SOUND SOURCE SEARCH SYSTEM |
JP3822549B2 (en) * | 2002-09-26 | 2006-09-20 | 富士通株式会社 | Wiring board |
TWI227050B (en) * | 2002-10-11 | 2005-01-21 | Sanyo Electric Co | Semiconductor device and method for manufacturing the same |
KR100919674B1 (en) | 2002-12-27 | 2009-10-06 | 주식회사 하이닉스반도체 | Method of fabricating semiconductor device |
CN100477891C (en) * | 2003-01-16 | 2009-04-08 | 富士通株式会社 | Multilayer wiring board, method for producing the came, and method for producing fiber reinforced resin board |
US7824937B2 (en) | 2003-03-10 | 2010-11-02 | Toyoda Gosei Co., Ltd. | Solid element device and method for manufacturing the same |
JP2005005488A (en) | 2003-06-12 | 2005-01-06 | Dainippon Printing Co Ltd | Semiconductor module and its manufacturing method |
JP2005045150A (en) * | 2003-07-25 | 2005-02-17 | Matsushita Electric Ind Co Ltd | Wiring base material for intermediate connection, multilayer wiring board, and manufacturing methods thereof |
JP4437989B2 (en) * | 2003-07-30 | 2010-03-24 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Printed wiring board and manufacturing method thereof |
CN100512603C (en) * | 2003-09-09 | 2009-07-08 | Hoya株式会社 | Method for manufacturing double-sided printed glass board |
US6976306B1 (en) * | 2004-07-12 | 2005-12-20 | Unitech Printed Circuit Board Corporation | Modular method for manufacturing circuit board |
JP4528062B2 (en) * | 2004-08-25 | 2010-08-18 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
US7339260B2 (en) * | 2004-08-27 | 2008-03-04 | Ngk Spark Plug Co., Ltd. | Wiring board providing impedance matching |
KR100701205B1 (en) | 2005-01-12 | 2007-03-29 | 박성호 | Manufacture method for laminated galss and apparatus thereof |
KR100594327B1 (en) * | 2005-03-24 | 2006-06-30 | 삼성전자주식회사 | Semiconductor device comprising nanowire having rounded section and method for manufacturing the same |
JP4527585B2 (en) | 2005-03-30 | 2010-08-18 | 財団法人鉄道総合技術研究所 | Bearing monitoring system and bearing monitoring program |
US7795134B2 (en) * | 2005-06-28 | 2010-09-14 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US7759582B2 (en) | 2005-07-07 | 2010-07-20 | Ibiden Co., Ltd. | Multilayer printed wiring board |
US7834273B2 (en) * | 2005-07-07 | 2010-11-16 | Ibiden Co., Ltd. | Multilayer printed wiring board |
JP4072176B2 (en) * | 2005-08-29 | 2008-04-09 | 新光電気工業株式会社 | Manufacturing method of multilayer wiring board |
US7164572B1 (en) * | 2005-09-15 | 2007-01-16 | Medtronic, Inc. | Multi-path, mono-polar co-fired hermetic electrical feedthroughs and methods of fabrication therfor |
US20070060970A1 (en) * | 2005-09-15 | 2007-03-15 | Burdon Jeremy W | Miniaturized co-fired electrical interconnects for implantable medical devices |
US20070090416A1 (en) * | 2005-09-28 | 2007-04-26 | Doyle Brian S | CMOS devices with a single work function gate electrode and method of fabrication |
JP4830104B2 (en) * | 2005-10-19 | 2011-12-07 | 国立大学法人北海道大学 | Method for producing patterned honeycomb porous body |
JP4647505B2 (en) * | 2006-01-26 | 2011-03-09 | 富士通株式会社 | Structure, wiring board, and method of manufacturing structure with wiring |
CN101371352B (en) | 2006-02-14 | 2010-11-10 | 株式会社村田制作所 | Multilayer ceramic electronic component, multilayer ceramic substrate, and method for manufacturing multilayer ceramic electronic component |
JP4904891B2 (en) * | 2006-03-31 | 2012-03-28 | 富士通株式会社 | Circuit board, electronic device, and method for manufacturing circuit board |
KR101037229B1 (en) * | 2006-04-27 | 2011-05-25 | 스미토모 베이클리트 컴퍼니 리미티드 | Semiconductor device and semiconductor device manufacturing method |
JP5003082B2 (en) * | 2006-09-26 | 2012-08-15 | 富士通株式会社 | Interposer and manufacturing method thereof |
WO2008053833A1 (en) * | 2006-11-03 | 2008-05-08 | Ibiden Co., Ltd. | Multilayer printed wiring board |
KR101464008B1 (en) * | 2006-12-05 | 2014-11-20 | 스미또모 베이크라이트 가부시키가이샤 | Semiconductor package, core layer material, buildup layer material, and encapsulation resin composition |
JP4279869B2 (en) | 2006-12-26 | 2009-06-17 | Tdk株式会社 | Multilayer ceramic substrate |
US20080217748A1 (en) * | 2007-03-08 | 2008-09-11 | International Business Machines Corporation | Low cost and low coefficient of thermal expansion packaging structures and processes |
US8877565B2 (en) * | 2007-06-28 | 2014-11-04 | Intel Corporation | Method of forming a multilayer substrate core structure using sequential microvia laser drilling and substrate core structure formed according to the method |
JP5080234B2 (en) * | 2007-12-19 | 2012-11-21 | 新光電気工業株式会社 | Wiring board and manufacturing method thereof |
JP5138395B2 (en) | 2008-01-22 | 2013-02-06 | 新光電気工業株式会社 | Wiring board and manufacturing method thereof |
TW200933899A (en) | 2008-01-29 | 2009-08-01 | Sanyo Electric Co | Mesa type semiconductor device and method for making the same |
JP5176995B2 (en) | 2008-05-14 | 2013-04-03 | 凸版印刷株式会社 | Manufacturing method of multilayer substrate for semiconductor package |
JP5217639B2 (en) * | 2008-05-30 | 2013-06-19 | 富士通株式会社 | Core substrate and printed wiring board |
WO2009147936A1 (en) * | 2008-06-02 | 2009-12-10 | イビデン株式会社 | Method for manufacturing multilayer printed wiring board |
JP5352146B2 (en) * | 2008-07-23 | 2013-11-27 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US9420707B2 (en) | 2009-12-17 | 2016-08-16 | Intel Corporation | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same |
JP2011204765A (en) * | 2010-03-24 | 2011-10-13 | Toshiba Corp | Method for manufacturing semiconductor device, and semiconductor device |
US9167694B2 (en) * | 2010-11-02 | 2015-10-20 | Georgia Tech Research Corporation | Ultra-thin interposer assemblies with through vias |
US8674235B2 (en) | 2011-06-06 | 2014-03-18 | Intel Corporation | Microelectronic substrate for alternate package functionality |
WO2013133827A1 (en) | 2012-03-07 | 2013-09-12 | Intel Corporation | Glass clad microelectronic substrate |
US9001520B2 (en) | 2012-09-24 | 2015-04-07 | Intel Corporation | Microelectronic structures having laminated or embedded glass routing structures for high density packaging |
-
2009
- 2009-12-17 US US12/653,710 patent/US8207453B2/en active Active
-
2010
- 2010-10-27 TW TW99136723A patent/TWI467716B/en active
- 2010-11-11 KR KR1020147005894A patent/KR101531482B1/en active IP Right Grant
- 2010-11-11 CN CN201080058105.2A patent/CN102668068B/en active Active
- 2010-11-11 IN IN3163DEN2012 patent/IN2012DN03163A/en unknown
- 2010-11-11 WO PCT/US2010/056310 patent/WO2011084235A2/en active Application Filing
- 2010-11-11 DE DE112010004890.8T patent/DE112010004890B4/en active Active
- 2010-11-11 KR KR1020127015587A patent/KR101389626B1/en active IP Right Grant
-
2012
- 2012-04-09 US US13/442,092 patent/US10070524B2/en active Active
-
2016
- 2016-06-02 US US15/172,029 patent/US9686861B2/en active Active
Patent Citations (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4221047A (en) | 1979-03-23 | 1980-09-09 | International Business Machines Corporation | Multilayered glass-ceramic substrate for mounting of semiconductor device |
US4639543A (en) | 1985-02-04 | 1987-01-27 | Richard J. Birch | Semiconductor devices having a metallic glass substrate |
US4975103A (en) | 1988-09-07 | 1990-12-04 | Schott Glaswerke | Process for producing a planar glass substrate coated with a dielectric layer system |
US5294238A (en) | 1991-03-27 | 1994-03-15 | Semiconductor Energy Laboratory Co., Ltd. | Glass substrate for a semiconductor device and method for making same |
US5705855A (en) | 1995-01-13 | 1998-01-06 | Motorola, Inc. | Integrated circuit for directly attaching to a glass substrate and method for manufacturing the same |
US6194762B1 (en) | 1996-02-09 | 2001-02-27 | Semiconductor Energy Laboratory Co., Ltd. | Complementary metal oxide semiconductor (CMOS) device comprising thin-film transistors arranged on a glass substrate |
US6839946B2 (en) | 1996-10-17 | 2005-01-11 | Nokia Corporation | Method for fabricating a thin film bulk acoustic wave resonator (FBAR) on a glass substrate |
US6156413A (en) | 1996-10-25 | 2000-12-05 | Canon Kabushiki Kaisha | Glass circuit substrate and fabrication method thereof |
US6309901B1 (en) | 1997-10-24 | 2001-10-30 | Agfa-Gevaert | Use of glass laminate as a substrate in semiconductor devices |
US6177707B1 (en) | 1998-03-02 | 2001-01-23 | U.S. Philips Corporation | Semiconductor device comprising a glass supporting body onto which a substrate with semiconductor elements and a metalization is attached by means of an adhesive |
US6539750B1 (en) | 1999-04-30 | 2003-04-01 | Matsushita Electric Industrial Co., Ltd. | Glass substrate forming mold and production method for glass substrate |
US6339197B1 (en) * | 1999-05-27 | 2002-01-15 | Hoya Corporation | Multilayer printed circuit board and the manufacturing method |
JP2001053191A (en) | 1999-08-05 | 2001-02-23 | Fujitsu Ltd | Substrate with electrode projections and manufacturing method thereof |
US7993510B2 (en) * | 1999-08-06 | 2011-08-09 | Ibiden Co., Ltd. | Electroplating solution, method for manufacturing multilayer printed circuit board using the same solution, and multilayer printed circuit board |
US6772514B2 (en) | 2000-06-12 | 2004-08-10 | Matsushita Electric Industrial Co., Ltd. | Method of machining glass substrate and method fabricating high-frequency circuit |
US6799438B2 (en) | 2000-07-15 | 2004-10-05 | Schott Glas | Method for making a microstructure in a glass or plastic substrate according to hot-forming technology and associated forming tool |
US20020038725A1 (en) * | 2000-08-21 | 2002-04-04 | Matsushita Electric Industrial Co., Ltd. | Circuit board and production of the same |
US6691409B2 (en) * | 2000-08-21 | 2004-02-17 | Matsushita Electric Industrial Co., Ltd. | Method of producing a circuit board |
US20020159243A1 (en) * | 2000-12-12 | 2002-10-31 | Ngk Spark Plug Co., Ltd. | Wiring board |
US20020145197A1 (en) * | 2001-03-23 | 2002-10-10 | Ngk Spark Plug Co., Ltd. | Wiring substrate |
US7072018B2 (en) | 2001-06-08 | 2006-07-04 | Sanyo Electric Co., Ltd. | IC substrate of glass and display device |
US7285834B2 (en) | 2001-08-24 | 2007-10-23 | Schott Ag | Process for producing microelectromechanical components and a housed microelectromechanical component |
US6894358B2 (en) | 2001-08-24 | 2005-05-17 | Schott Glas | Process for producing microelectromechanical components and a housed microelectromechanical component |
US7071521B2 (en) | 2001-08-24 | 2006-07-04 | Schott Ag | Process for producing microelectromechanical components and a housed microelectromechanical component |
US6673698B1 (en) | 2002-01-19 | 2004-01-06 | Megic Corporation | Thin film semiconductor package utilizing a glass substrate with composite polymer/metal interconnect layers |
US6989604B1 (en) | 2002-06-06 | 2006-01-24 | Advanced Micro Devices, Inc. | Conformal barrier liner in an integrated circuit interconnect |
US7259080B2 (en) | 2002-09-06 | 2007-08-21 | Fraunhofer-Gesellschaft Zur Forderung Der Angewandten Forschung E.V. | Glass-type planar substrate, use thereof, and method for the production thereof |
US7038309B2 (en) | 2002-09-09 | 2006-05-02 | Via Technologies, Inc. | Chip package structure with glass substrate |
US20050012217A1 (en) | 2002-12-11 | 2005-01-20 | Toshiaki Mori | Multilayer wiring board and manufacture method thereof |
US7091589B2 (en) * | 2002-12-11 | 2006-08-15 | Dai Nippon Printing Co., Ltd. | Multilayer wiring board and manufacture method thereof |
US7337540B2 (en) | 2003-11-18 | 2008-03-04 | Seiko Epson Corporation | Method of manufacturing a structure body bonding with a glass substrate and semiconductor substrate |
US7362403B2 (en) | 2004-01-30 | 2008-04-22 | Funai Electric Co., Ltd. | Liquid crystal display having gate driver IC chip COG-mounted on glass substrate |
US7279771B2 (en) * | 2004-03-31 | 2007-10-09 | Shinko Electric Industries Co., Ltd. | Wiring board mounting a capacitor |
US7476623B2 (en) | 2004-10-09 | 2009-01-13 | Schott Ag | Method for microstructuring flat glass substrates |
US20090174065A1 (en) | 2005-04-19 | 2009-07-09 | Renesas Technology Corp. | Semiconductor device and method of manufacturing the same |
US20080149384A1 (en) * | 2006-12-21 | 2008-06-26 | Ngk Spark Plug Co., Ltd. | Multilayer wiring board and power supply structure to be embedded in multilayer wiring board |
US20090273073A1 (en) | 2007-03-30 | 2009-11-05 | Kenya Tachibana | Connecting structure for flip-chip semiconductor package, build-up layer material, sealing resin composition, and circuit board |
US20080283277A1 (en) * | 2007-05-14 | 2008-11-20 | Shinko Electric Industries Co., Ltd. | Wiring board manufacturing method and wiring board |
US7749900B2 (en) * | 2008-09-30 | 2010-07-06 | Intel Corporation | Method and core materials for semiconductor packaging |
US20100164030A1 (en) * | 2008-12-31 | 2010-07-01 | International Business Machines Corporation | Chip carrier bearing large silicon for high performance computing and related method |
WO2011084235A2 (en) | 2009-12-17 | 2011-07-14 | Intel Corporation | Glass core substrate for integrated circuit devices and methods of making the same |
Non-Patent Citations (5)
Title |
---|
"Mems Tightly Sealed With Schott Hermes", SCHOTT Electronic Packaging, Jul. 30, 2009, Webpage (Retrieved Dec. 9, 2009), available at: http://www.us.schott.com/epackaging/english/news/press.html?NID=2609. |
"Schott Hermes Substrate", Webpage (Retrieved Dec. 9, 2009), available at: http://www.nec-schott.co.jp/english/auto/others/hermes.html?PHPSESSID=r4nmcg11d95hgugh5r253hq3d3. |
"Schott Hermes", NEC SCHOTT Components Corporation Japan, Copyright 2009, 1 page. |
International Search Report and Written Opinion received for PCT Application No. PCT/US2010/056310, Mailed on Jun. 30, 2011, 9 pages. |
Onezawa, Yutaka et al. "NEC Schott introduces Glass Substrates with Hermetic Metal Through Vias for WLP of MEMS & Sensor applications", Aug. 7, 2009, Webpage (Retrieved Dec. 9, 2009), available at: http://www.i-micronews.com/interviews/NEC-Schott-Glass-Substrates-Hermetic-Metal-Through-Vias-WLP,57.html. |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110147059A1 (en) * | 2009-12-17 | 2011-06-23 | Qing Ma | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same |
US9420707B2 (en) | 2009-12-17 | 2016-08-16 | Intel Corporation | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same |
US10070524B2 (en) * | 2009-12-17 | 2018-09-04 | Intel Corporation | Method of making glass core substrate for integrated circuit devices |
US10672718B2 (en) * | 2010-03-03 | 2020-06-02 | Georgia Tech Research Corporation | Through-package-via (TPV) structures on inorganic interposer and methods for fabricating same |
US20160141257A1 (en) * | 2010-03-03 | 2016-05-19 | Georgia Tech Research Corporation | Through-package-via (tpv) structures on inorganic interposer and methods for fabricating same |
US20120106117A1 (en) * | 2010-11-02 | 2012-05-03 | Georgia Tech Research Corporation | Ultra-thin interposer assemblies with through vias |
US9167694B2 (en) * | 2010-11-02 | 2015-10-20 | Georgia Tech Research Corporation | Ultra-thin interposer assemblies with through vias |
US20120142184A1 (en) * | 2010-12-06 | 2012-06-07 | Industrial Technology Research Institute | Manufacturing method of semiconductor structure |
US20120139105A1 (en) * | 2010-12-06 | 2012-06-07 | Industrial Technology Research Institute | Semiconductor structure and manufacturing method thereof |
US8309402B2 (en) * | 2010-12-06 | 2012-11-13 | Industrial Technology Research Institute | Method of fabricating oxide material layer with openings attached to device layers |
US8445995B2 (en) * | 2010-12-06 | 2013-05-21 | Industrial Technology Research Institute | Semiconductor structure with conductive plug in an oxide layer |
US9445496B2 (en) | 2012-03-07 | 2016-09-13 | Intel Corporation | Glass clad microelectronic substrate |
US9642248B2 (en) | 2012-09-24 | 2017-05-02 | Intel Corporation | Microelectronic structures having laminated or embedded glass routing structures for high density packaging |
US10008452B2 (en) | 2012-09-24 | 2018-06-26 | Intel Corporation | Microelectronic structures having laminated or embedded glass routing structures for high density packaging |
US9001520B2 (en) | 2012-09-24 | 2015-04-07 | Intel Corporation | Microelectronic structures having laminated or embedded glass routing structures for high density packaging |
US11538763B2 (en) | 2012-09-26 | 2022-12-27 | Ping-Jung Yang | Chip package |
US9615453B2 (en) | 2012-09-26 | 2017-04-04 | Ping-Jung Yang | Method for fabricating glass substrate package |
US10096565B2 (en) | 2012-09-26 | 2018-10-09 | Ping-Jung Yang | Method for fabricating glass substrate package |
US10453819B2 (en) | 2012-09-26 | 2019-10-22 | Ping-Jung Yang | Method for fabricating glass substrate package |
US10622310B2 (en) | 2012-09-26 | 2020-04-14 | Ping-Jung Yang | Method for fabricating glass substrate package |
US12062618B2 (en) | 2012-09-26 | 2024-08-13 | Ping-Jung Yang | Chip package |
US11107768B2 (en) | 2012-09-26 | 2021-08-31 | Ping-Jung Yang | Chip package |
US11894306B2 (en) | 2012-09-26 | 2024-02-06 | Ping-Jung Yang | Chip package |
US10453786B2 (en) | 2016-01-19 | 2019-10-22 | General Electric Company | Power electronics package and method of manufacturing thereof |
US11177204B2 (en) | 2016-01-19 | 2021-11-16 | General Electric Company | Power electronics package and method of manufacturing thereof |
TWI697077B (en) * | 2017-01-24 | 2020-06-21 | 美商通用電機股份有限公司 | Power electronics package and method of manufacturing thereof |
Also Published As
Publication number | Publication date |
---|---|
WO2011084235A3 (en) | 2011-09-09 |
DE112010004890B4 (en) | 2016-12-01 |
US10070524B2 (en) | 2018-09-04 |
US20120192413A1 (en) | 2012-08-02 |
WO2011084235A2 (en) | 2011-07-14 |
TWI467716B (en) | 2015-01-01 |
KR101531482B1 (en) | 2015-06-26 |
KR101389626B1 (en) | 2014-04-29 |
US20110147055A1 (en) | 2011-06-23 |
IN2012DN03163A (en) | 2015-09-18 |
TW201138032A (en) | 2011-11-01 |
DE112010004890T5 (en) | 2012-10-18 |
KR20120095426A (en) | 2012-08-28 |
KR20140041933A (en) | 2014-04-04 |
US9686861B2 (en) | 2017-06-20 |
US20160284637A1 (en) | 2016-09-29 |
CN102668068B (en) | 2016-01-20 |
CN102668068A (en) | 2012-09-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9686861B2 (en) | Glass core substrate for integrated circuit devices and methods of making the same | |
US9761514B2 (en) | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same | |
US12132002B2 (en) | Bridge interconnection with layered interconnect structures | |
KR101982040B1 (en) | Fan-out semiconductor package | |
US8379400B2 (en) | Interposer mounted wiring board and electronic component device | |
CN102169875B (en) | Semiconductor device and producing method thereof | |
US11315902B2 (en) | High bandwidth multichip module | |
EP2056343A2 (en) | Silicon interposer producing method, silicon interposer and seminconductor device package and semiconductor device incorporating silicon interposer | |
US6857557B2 (en) | Low temperature microelectronic die to substrate interconnects | |
JP2020191323A (en) | Wiring board for semiconductor package, semiconductor package, and manufacturing method thereof | |
US12148688B2 (en) | Semiconductor substrate and manufacturing method thereof | |
US20240274520A1 (en) | Semiconductor substrate and manufacturing method thereof | |
TW202429661A (en) | Semiconductor package structure and method for fabricating the same | |
TW202410352A (en) | Semiconductor package and methods of forming the same | |
TW202320276A (en) | Semiconductor substrate structure and manufacturing method thereof | |
CN117476570A (en) | Thermal management structure and method of manufacturing a thermal management structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MA, QING;TRAN, QUAN A.;SANKMAN, ROBERT L.;AND OTHERS;SIGNING DATES FROM 20091214 TO 20091216;REEL/FRAME:025421/0838 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |