[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US7924075B2 - Delay locked loop circuit and control method of the same - Google Patents

Delay locked loop circuit and control method of the same Download PDF

Info

Publication number
US7924075B2
US7924075B2 US12/775,096 US77509610A US7924075B2 US 7924075 B2 US7924075 B2 US 7924075B2 US 77509610 A US77509610 A US 77509610A US 7924075 B2 US7924075 B2 US 7924075B2
Authority
US
United States
Prior art keywords
delay
signal
locked loop
coarse
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US12/775,096
Other versions
US20100213995A1 (en
Inventor
Kwang Su Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
Hynix Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hynix Semiconductor Inc filed Critical Hynix Semiconductor Inc
Priority to US12/775,096 priority Critical patent/US7924075B2/en
Assigned to HYNIX SEMICONDUCTOR INC. reassignment HYNIX SEMICONDUCTOR INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, KWANG SU
Publication of US20100213995A1 publication Critical patent/US20100213995A1/en
Application granted granted Critical
Publication of US7924075B2 publication Critical patent/US7924075B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0818—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter comprising coarse and fine delay or phase-shifting means

Definitions

  • the embodiments described herein relate to a semiconductor circuit technology and, more particularly, to a delay locked loop and a method for controlling the same.
  • a delay locked loop is a circuit for synchronizing a phase of an external clock signal, which is supplied from outside of a semiconductor memory device, with a phase of an internal clock signal, which is used within the semiconductor memory device.
  • a conventional delay locked loop circuit includes a differential amplifier 10 , a delay line 20 , a replica delay 30 , a phase detecting unit 40 , a control unit 50 , and a drive 60 .
  • the delay line 20 includes a coarse delay line 21 and a fine delay line 22 .
  • the delay value set up in a unit delayer of the fine delay line 22 is smaller than that set up in a unit delayer of the coarse delay line 21 .
  • the replica delay 30 is a delay circuit for providing a delay time, which is the same as the signal processing time in the semiconductor circuit.
  • the replica delay 30 outputs to the phase detecting unit 40 a feedback clock signal ‘FBCLK’ which is produced by delaying a delay signal ‘MIXOUT’ of the delay line 20 by a predetermined delay time.
  • the phase detecting unit 40 outputs a phase detection signal ‘POUT’ and a delay mode decision signal ‘COARSE_LOCK’ to the control unit 50 , by detecting a phase difference between a reference clock signal outputted from the differential amplifier 10 and the feedback clock signal ‘FBCLK’.
  • the delay mode decision signal ‘COARSE_LOCK’ is a signal that informs of the completion of the DLL operation using the coarse delay line 21 . That is, it is a signal to inform that the time difference between two signals to be delay-locked is smaller than the delay time of the unit delayer in the coarse delay line 21 , while the DLL operation is executed by the coarse delay line 21 .
  • the control unit 50 varies the total delay time of the delay line 20 by controlling the coarse delay line 21 or the fine delay line 22 of the delay line 20 according to the phase detection signal ‘POUT’ and the delay mode decision signal ‘COARSE_LOCK’.
  • the control unit 50 is implemented to control the delay line 20 in two modes. Initially, the DLL operation is carried out by controlling the coarse delay line 21 . Thereafter, when the delay mode decision signal ‘COARSE_LOCK’ is activated, the DLL operation is carried out by controlling the fine delay line 22 .
  • the driver 60 outputs a delay locking signal by driving the delay signal ‘MIXOUT’ of the delay line 20 .
  • the DLL operation using the fine delay line 22 is shown in FIG. 2 . That is, two output signals ‘FCLK’ and ‘SCLK’ from the coarse delay line 21 are respectively output with a time difference, which corresponds to a half of the delay time in the unit delayer.
  • the fine delay line 22 carries out the DLL operation in such a manner that the delay time is finely adjusted by making these two signals ‘FCLK’ and ‘SCLK’ different in a mixture rate.
  • the delay can be locked when the delay signal ‘MIXOUT’ of the fine delay line 22 has a value corresponding to the point of (A 1 ), not at the value corresponding to the point of (A 0 ), due to the phase distortion of the two signals.
  • a conventional delay locked loop circuit needs a lot of time to execute the DLL operation using the fine delay line 22 when the operational parameters change. Furthermore, in such circumstances, an error can be caused in the DLL operation because the DLL operation cannot conform to the operating standards of the semiconductor memory device.
  • a delay locked loop capable of preventing a delay locking time from being increased, even if the operational environment fluctuates, and a method for controlling the same are described herein.
  • a delay locked loop circuit comprising a delay line for delaying and outputting a reference clock signal, a phase detection unit for detecting a phase difference between the reference clock signal and an output signal of the delay line and then outputting a phase detection signal and a first delay mode decision signal, a control unit for outputting a delay control signal to control the delay line according to the phase detection signal and a second delay mode decision signal, and an error decision unit for detecting an error of the first delay mode decision signal according to the delay control signal and the output signal of the delay line and outputting the second delay mode decision signal according to a result of the error detection.
  • a method for controlling a delay locked loop circuit comprises executing a first DLL operation by controlling one of a plurality of delay lines, deciding whether the first DLL operation is completed within a predetermined time, and executing a second DLL operation by controlling another of the plurality of the delay lines when the first DLL operation is not completed within the predetermined time.
  • FIG. 1 is a block diagram illustrating a conventional delay locked loop circuit
  • FIG. 2 is a timing chart showing a delay line control error for the circuit of FIG. 1 , which is caused by a variation in operation environments;
  • FIG. 3 is a block diagram illustrating a delay locked loop circuit according to one embodiment
  • FIG. 4 is a block diagram illustrating an error decision unit that can be included in the circuit of FIG. 3 ;
  • FIG. 5 is a circuit diagram illustrating a filter circuit that can be included in the unit of FIG. 4 ;
  • FIG. 6 is a circuit diagram illustrating a signal output control circuit that can be included in the unit of FIG. 4 .
  • a delay locked loop circuit configured according to the embodiments described herein can make it possible to execute the DLL operation stably and swiftly, even in the face of variations in operational environment.
  • FIG. 3 is diagram illustrating a delay locked loop circuit 100 configured in accordance with one embodiment.
  • the delay locked loop circuit 100 can include a differential amplifier 110 , a delay line 200 , a replica delay 300 , a phase detecting unit 400 , a control unit 500 , a driver 600 , a dividing unit 700 and an error decision unit 800 .
  • the delay line 200 can include a coarse delay line 210 , which can include a unit delayer (not shown) and a fine delay line 220 , which can include a unit delayer (not shown).
  • the delay value set up in the unit delayer of the fine delay line 220 can be smaller than that set up in the unit delayer of the coarse delay line 210 .
  • the replica delay 300 can be a delay circuit configured to provide a delay time that is the same as signal processing time in the semiconductor circuit.
  • the replica delay 300 can be configured to output a feedback clock signal ‘FBCLK’, which is produced by delaying a delay signal ‘MIXOUT’ of the delay line 200 by a predetermined delay time, to the phase detecting unit 400 .
  • the phase detecting unit 400 can be configured to output a phase detection signal ‘POUT’ and a first delay mode decision signal ‘COARSE_LOCK’, by detecting a phase difference between a reference clock signal ‘REFCLK’ output from the differential amplifier 10 and the feedback clock signal ‘FBCLK’.
  • the first delay mode decision signal ‘COARSE_LOCK’ can be a signal that informs of the completion of the DLL operation using the coarse delay line 210 . That is, it is a signal to inform that the time difference between two signals to be delay-locked is smaller than the delay time of the unit delayer in the coarse delay line 210 , while the DLL operation is executed using the coarse delay line 210 .
  • the control unit 500 can be configured to output delay control signals ‘CCDL’ and ‘CFDL’ according to the phase detection signal ‘POUT’ and a second delay mode decision signal ‘COARSE_LOCK_NEW’ in order to control the coarse delay line 210 and the fine delay line 220 .
  • the control unit 500 can be configured to control the delay line 200 in two modes. Initially, the DLL operation can be carried out by outputting the delay control signal ‘CCDL’ and controlling the coarse delay line 210 . Thereafter, when the second delay mode decision signal ‘COARSE_LOCK_NEW’ is activated, the DLL operation can be carried out by outputting the delay control signal ‘CFDL’ and controlling the fine delay line 220 .
  • the driver 600 can be configured to output a delay locking clock signal ‘DLLCLK’ by driving the delay signal ‘MIXOUT’ of the delay line 200 .
  • the dividing unit 700 can be configured to divide the delay signal ‘MIXOUT’ at a predetermined division rate, thereby outputting a divided signal ‘MIXOUT_DIV’.
  • the error decision unit 800 can be configured to decide whether there is an error in the first delay mode decision signal ‘COARSE_LOCK’ based on the delay control signal ‘CFDL’ and the divided signal ‘MIXOUT_DIV’, and then output the second delay mode decision signal ‘COARSE_LOCK_NEW’ based on the result of the decision.
  • the error decision unit 800 can include a filter circuit 810 and a signal output control circuit 820 .
  • the filter circuit 810 can be configured to activate a filtering signal ‘OUT’ when pulses of the delay control signal ‘CFDL’ occur a predetermined number of times while the divided signal ‘MIXOUT_DIV’ is activated.
  • the signal output control circuit 820 can be configured to output the first delay mode decision signal ‘COARSE_LOCK’, as the second delay mode decision signal ‘COARSE_LOCK_NEW’, when the filtering signal ‘OUT’ is activated, or to deactivate the second delay mode decision signal ‘COARSE_LOCK_NEW’ regardless of the first delay mode decision signal ‘COARSE_LOCK’.
  • the filter circuit 810 can include first to fifth inverters IV 1 to IV 5 , first to fourth pass gates PG 1 to PG 4 , first to fourth latches LT 1 to LT 4 , and a NAND gate ND 1 .
  • the first and second inverters IV 1 and IV 2 can buffer the delay control signal ‘CFDL’.
  • the filter circuit 810 can use an output signal of the first and second inverters IV 1 and IV 2 as a clock signal ‘CLK’. Accordingly, the output signal of the first and second inverters IV 1 and IV 2 can be called a clock signal ‘CLK’ within the filter circuit 810 .
  • Each of the third inverter IV 3 and the fourth inverter IV 4 can invert the clock signal ‘CLK’, thereby producing an inverted clock signal ‘CLKB’.
  • An input terminal of the first pass gate PG 1 can receive the divided signal ‘MIXOUT_DIV’, and an output terminal of the first pass gate PG 1 can be connected to an input terminal of the first latch LT 1 .
  • An input terminal of the second pass gate PG 2 can be connected to an output terminal of the first latch LT 1 , and an output terminal of the second pass gate PG 2 can be connected to an input terminal of the second latch LT 2 .
  • An input terminal of the third pass gate PG 3 can be connected to an output terminal of the second latch LT 2 , and an output terminal of the third pass gate PG 3 can be connected to an input terminal of the third latch LT 3 .
  • An input terminal of the fourth pass gate PG 4 can be connected to an output terminal of the third latch LT 3 , and an output terminal of the fourth pass gate PG 4 can be connected to an input terminal of the fourth latch LT 4 .
  • the NAND gate ND 1 can receive the divided signal ‘MIXOUT_DIV’, an output signal ‘B’ of the second latch LT 2 , and an output signal ‘C’ of the fourth latch LT 4 .
  • the fifth inverter IV 5 can receive an output signal of the NAND gate ND 1 and then output the filtering signal ‘OUT’.
  • the filter circuit 810 can be configured to activate the filtering signal ‘OUT’ when the pulses of the delay control signal ‘CFDL’ occur more than three times while the divided signal ‘MIXOUT_DIV’ is activated.
  • the divided signal ‘MIXOUT_DIV’ can be produced by dividing the delay signal ‘MIXOUT’ of the delay line 200 into, for example, three signals.
  • the divided signal ‘MIXOUT_DIV’ can be used for securing a section required to detect the pulse generation of the delay control signal ‘CFDL’ three times
  • the signal output control circuit 820 can include sixth and seventh inverters IV 6 and IV 7 and a second NAND gate ND 2 .
  • the sixth inverter IV 6 can receive the filtering signal ‘OUT’.
  • the second NAND gate ND 2 can receive the first delay mode decision signal ‘COARSE_LOCK’ and an output signal of the sixth inverter IV 6 .
  • the seventh inverter IV 7 can receive an output signal of the second NAND gate ND 2 and then output the second delay mode decision signal ‘COARSE_LOCK_NEW’.
  • the divided signal ‘MIXOUT_DIV’, an output signal ‘B’ of the second latch LT 2 and an output signal ‘C’ of the fourth latch LT 4 cannot be activated in the filter circuit 810 before the delay control signal ‘CFDL’ occurs three times.
  • the delay control signal ‘CFDL’ is generated only after the first delay mode decision signal ‘COARSE_LOCK’ is activated.
  • the signal output control circuit 820 can output the first delay mode decision signal ‘COARSE_LOCK’ as the second delay mode decision signal ‘COARSE_LOCK_NEW’ because the filtering signal ‘OUT’ is deactivated, e.g., in a low level.
  • the second delay mode decision signal ‘COARSE_LOCK_NEW’ is also deactivated.
  • the control unit 500 Since the second delay mode decision signal ‘COARSE_LOCK’ is deactivated, the control unit 500 generates the delay control signal ‘CCDL’ according to the phase detection signal ‘POUT’.
  • the coarse delay line 210 delays and outputs the reference clock signal ‘REFCLK’ in such a manner that the delay time is varied based on the generated pulse of the delay control signal ‘CCDL’.
  • the phase detection unit 400 and the control unit 500 repeatedly operate according to the variation of output signals out of the coarse delay line 210 .
  • the first delay mode decision signal ‘COARSE_LOCK’ is activated in a state where the filtering signal ‘OUT’ is deactivated, e.g., in a low level, then the second delay mode decision signal ‘COARSE_LOCK_NEW’ is also activated.
  • the control unit 500 Since the second delay mode decision signal ‘COARSE_LOCK’ is activated, the control unit 500 generates the delay control signal ‘CFDL’ according to the phase detection signal ‘POUT’.
  • the fine delay line 220 When the pulse of the delay control signal ‘CFDL’ is generated, the fine delay line 220 outputs the delay signal ‘MIXOUT’ by delaying the output signal of the coarse delay line 210 in such a manner that the delay time is varied based on the generated pulse of the delay control signal ‘CFDL’.
  • the phase detection unit 400 and the control unit 500 repeatedly operate according to the variation of the delay signal ‘MIXOUT’.
  • the filtering signal ‘OUT’ in FIG. 5 is continuously maintained in a deactivated state and the second delay mode decision signal ‘COARSE_LOCK_NEW’ is then maintained in an activated state, because the delay control signal ‘CFDL’ is not generated more than three times.
  • the delay control signal ‘CFDL’ can be generated more than three times.
  • the filtering signal ‘OUT’ of FIG. 5 is activated, e.g., in a high level.
  • the second delay mode decision signal ‘COARSE_LOCK_NEW’ is deactivated, e.g., in a low level regardless of the first delay mode decision signal ‘COARSE_LOCK’.
  • the control unit 500 terminates the pulse generation of the delay control signal ‘CFDL’ and controls the coarse delay line 210 by producing the delay control signal ‘CCDL’ according to the phase detection signal ‘POUT’.
  • a delay Locked Loop circuit configured in accordance with the embodiments described herein can reduce a locking time, which is required to execute the DLL operation, by detecting a case where the phase difference between the reference clock signal ‘REFCLK’ and the feedback clock signal ‘FBCLK’ is out of the adjustment range of the fine delay line 220 or it take a lot of time to adjust the delay time.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Pulse Circuits (AREA)
  • Dram (AREA)

Abstract

A delay locked loop capable of preventing delay locking time from being increased, even if the operational environment fluctuates. The delay locked loop circuit includes a delay line for delaying and outputting a reference clock signal, a phase detection unit for detecting a phase difference between the reference clock signal and an output signal of the delay line and then outputting a phase detection signal and a first delay mode decision signal, a control unit for outputting a delay control signal to control the delay line according to the phase detection signal and a second delay mode decision signal, and an error decision unit for detecting an error of the first delay mode decision signal according to the delay control signal and the output signal of the delay line and outputting the second delay mode decision signal according to a result of the error detection.

Description

CROSS-REFERENCES TO RELATED APPLICATION
This is a continuation application of application Ser. No. 12/169,560, filed Jul. 8, 2008, titled “Delay locked loop circuit and control method of the same,” which is incorporated herein by reference in its entirety as if set forth in full, and which claims the benefit under 35 U.S.C. 119(a) to Korean application number 10-2007-0139829, filed on Dec. 28, 2007, which is incorporated by reference in its entirety as if set forth in full.
BACKGROUND
1. Technical Field
The embodiments described herein relate to a semiconductor circuit technology and, more particularly, to a delay locked loop and a method for controlling the same.
2. Related Art
Generally, a delay locked loop (DLL) is a circuit for synchronizing a phase of an external clock signal, which is supplied from outside of a semiconductor memory device, with a phase of an internal clock signal, which is used within the semiconductor memory device.
Referring to FIG. 1, a conventional delay locked loop circuit includes a differential amplifier 10, a delay line 20, a replica delay 30, a phase detecting unit 40, a control unit 50, and a drive 60.
The delay line 20 includes a coarse delay line 21 and a fine delay line 22. The delay value set up in a unit delayer of the fine delay line 22 is smaller than that set up in a unit delayer of the coarse delay line 21.
The replica delay 30 is a delay circuit for providing a delay time, which is the same as the signal processing time in the semiconductor circuit. The replica delay 30 outputs to the phase detecting unit 40 a feedback clock signal ‘FBCLK’ which is produced by delaying a delay signal ‘MIXOUT’ of the delay line 20 by a predetermined delay time.
The phase detecting unit 40 outputs a phase detection signal ‘POUT’ and a delay mode decision signal ‘COARSE_LOCK’ to the control unit 50, by detecting a phase difference between a reference clock signal outputted from the differential amplifier 10 and the feedback clock signal ‘FBCLK’.
The delay mode decision signal ‘COARSE_LOCK’ is a signal that informs of the completion of the DLL operation using the coarse delay line 21. That is, it is a signal to inform that the time difference between two signals to be delay-locked is smaller than the delay time of the unit delayer in the coarse delay line 21, while the DLL operation is executed by the coarse delay line 21.
The control unit 50 varies the total delay time of the delay line 20 by controlling the coarse delay line 21 or the fine delay line 22 of the delay line 20 according to the phase detection signal ‘POUT’ and the delay mode decision signal ‘COARSE_LOCK’.
The control unit 50 is implemented to control the delay line 20 in two modes. Initially, the DLL operation is carried out by controlling the coarse delay line 21. Thereafter, when the delay mode decision signal ‘COARSE_LOCK’ is activated, the DLL operation is carried out by controlling the fine delay line 22.
The driver 60 outputs a delay locking signal by driving the delay signal ‘MIXOUT’ of the delay line 20.
The DLL operation using the fine delay line 22 is shown in FIG. 2. That is, two output signals ‘FCLK’ and ‘SCLK’ from the coarse delay line 21 are respectively output with a time difference, which corresponds to a half of the delay time in the unit delayer.
The fine delay line 22 carries out the DLL operation in such a manner that the delay time is finely adjusted by making these two signals ‘FCLK’ and ‘SCLK’ different in a mixture rate.
In normal operation environments, when the delay signal ‘MIXOUT’ of the fine delay line 22 has a value that corresponds to a point of (A0), it is assumed that the delay is locked.
Meanwhile, in case that the operational parameters, such as temperature, voltage or operating frequency, are changed, the delay can be locked when the delay signal ‘MIXOUT’ of the fine delay line 22 has a value corresponding to the point of (A1), not at the value corresponding to the point of (A0), due to the phase distortion of the two signals.
However, it takes a lot of time to adjust the delay signal ‘MIXOUT’ of the fine delay line 22 so that the delay signal ‘MIXOUT’ has the value that corresponds to the point of (A1).
As mentioned above, a conventional delay locked loop circuit needs a lot of time to execute the DLL operation using the fine delay line 22 when the operational parameters change. Furthermore, in such circumstances, an error can be caused in the DLL operation because the DLL operation cannot conform to the operating standards of the semiconductor memory device.
SUMMARY
A delay locked loop capable of preventing a delay locking time from being increased, even if the operational environment fluctuates, and a method for controlling the same are described herein.
According to one aspect, a delay locked loop circuit comprising a delay line for delaying and outputting a reference clock signal, a phase detection unit for detecting a phase difference between the reference clock signal and an output signal of the delay line and then outputting a phase detection signal and a first delay mode decision signal, a control unit for outputting a delay control signal to control the delay line according to the phase detection signal and a second delay mode decision signal, and an error decision unit for detecting an error of the first delay mode decision signal according to the delay control signal and the output signal of the delay line and outputting the second delay mode decision signal according to a result of the error detection.
According to another aspect, a method for controlling a delay locked loop circuit comprises executing a first DLL operation by controlling one of a plurality of delay lines, deciding whether the first DLL operation is completed within a predetermined time, and executing a second DLL operation by controlling another of the plurality of the delay lines when the first DLL operation is not completed within the predetermined time.
These and other features, aspects, and embodiments are described below in the section entitled “Detailed Description.”
BRIEF DESCRIPTION OF THE DRAWINGS
The above and other aspects, features and other advantages of the subject matter of the present disclosure will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
FIG. 1 is a block diagram illustrating a conventional delay locked loop circuit;
FIG. 2 is a timing chart showing a delay line control error for the circuit of FIG. 1, which is caused by a variation in operation environments;
FIG. 3 is a block diagram illustrating a delay locked loop circuit according to one embodiment;
FIG. 4 is a block diagram illustrating an error decision unit that can be included in the circuit of FIG. 3;
FIG. 5 is a circuit diagram illustrating a filter circuit that can be included in the unit of FIG. 4; and
FIG. 6 is a circuit diagram illustrating a signal output control circuit that can be included in the unit of FIG. 4.
 DETAILED DESCRIPTION
A delay locked loop circuit configured according to the embodiments described herein can make it possible to execute the DLL operation stably and swiftly, even in the face of variations in operational environment.
FIG. 3 is diagram illustrating a delay locked loop circuit 100 configured in accordance with one embodiment. As shown in FIG. 3, the delay locked loop circuit 100 can include a differential amplifier 110, a delay line 200, a replica delay 300, a phase detecting unit 400, a control unit 500, a driver 600, a dividing unit 700 and an error decision unit 800.
The delay line 200 can include a coarse delay line 210, which can include a unit delayer (not shown) and a fine delay line 220, which can include a unit delayer (not shown). The delay value set up in the unit delayer of the fine delay line 220 can be smaller than that set up in the unit delayer of the coarse delay line 210.
The replica delay 300 can be a delay circuit configured to provide a delay time that is the same as signal processing time in the semiconductor circuit. The replica delay 300 can be configured to output a feedback clock signal ‘FBCLK’, which is produced by delaying a delay signal ‘MIXOUT’ of the delay line 200 by a predetermined delay time, to the phase detecting unit 400.
The phase detecting unit 400 can be configured to output a phase detection signal ‘POUT’ and a first delay mode decision signal ‘COARSE_LOCK’, by detecting a phase difference between a reference clock signal ‘REFCLK’ output from the differential amplifier 10 and the feedback clock signal ‘FBCLK’.
The first delay mode decision signal ‘COARSE_LOCK’ can be a signal that informs of the completion of the DLL operation using the coarse delay line 210. That is, it is a signal to inform that the time difference between two signals to be delay-locked is smaller than the delay time of the unit delayer in the coarse delay line 210, while the DLL operation is executed using the coarse delay line 210.
The control unit 500 can be configured to output delay control signals ‘CCDL’ and ‘CFDL’ according to the phase detection signal ‘POUT’ and a second delay mode decision signal ‘COARSE_LOCK_NEW’ in order to control the coarse delay line 210 and the fine delay line 220.
The control unit 500 can be configured to control the delay line 200 in two modes. Initially, the DLL operation can be carried out by outputting the delay control signal ‘CCDL’ and controlling the coarse delay line 210. Thereafter, when the second delay mode decision signal ‘COARSE_LOCK_NEW’ is activated, the DLL operation can be carried out by outputting the delay control signal ‘CFDL’ and controlling the fine delay line 220.
The driver 600 can be configured to output a delay locking clock signal ‘DLLCLK’ by driving the delay signal ‘MIXOUT’ of the delay line 200.
The dividing unit 700 can be configured to divide the delay signal ‘MIXOUT’ at a predetermined division rate, thereby outputting a divided signal ‘MIXOUT_DIV’.
The error decision unit 800 can be configured to decide whether there is an error in the first delay mode decision signal ‘COARSE_LOCK’ based on the delay control signal ‘CFDL’ and the divided signal ‘MIXOUT_DIV’, and then output the second delay mode decision signal ‘COARSE_LOCK_NEW’ based on the result of the decision.
As shown in FIG. 4, the error decision unit 800 can include a filter circuit 810 and a signal output control circuit 820.
The filter circuit 810 can be configured to activate a filtering signal ‘OUT’ when pulses of the delay control signal ‘CFDL’ occur a predetermined number of times while the divided signal ‘MIXOUT_DIV’ is activated.
The signal output control circuit 820 can be configured to output the first delay mode decision signal ‘COARSE_LOCK’, as the second delay mode decision signal ‘COARSE_LOCK_NEW’, when the filtering signal ‘OUT’ is activated, or to deactivate the second delay mode decision signal ‘COARSE_LOCK_NEW’ regardless of the first delay mode decision signal ‘COARSE_LOCK’.
As shown in FIG. 5, the filter circuit 810 can include first to fifth inverters IV1 to IV5, first to fourth pass gates PG1 to PG4, first to fourth latches LT1 to LT4, and a NAND gate ND1.
The first and second inverters IV1 and IV2 can buffer the delay control signal ‘CFDL’. The filter circuit 810 can use an output signal of the first and second inverters IV1 and IV2 as a clock signal ‘CLK’. Accordingly, the output signal of the first and second inverters IV1 and IV2 can be called a clock signal ‘CLK’ within the filter circuit 810.
Each of the third inverter IV3 and the fourth inverter IV4 can invert the clock signal ‘CLK’, thereby producing an inverted clock signal ‘CLKB’. An input terminal of the first pass gate PG1 can receive the divided signal ‘MIXOUT_DIV’, and an output terminal of the first pass gate PG1 can be connected to an input terminal of the first latch LT1. An input terminal of the second pass gate PG2 can be connected to an output terminal of the first latch LT1, and an output terminal of the second pass gate PG2 can be connected to an input terminal of the second latch LT2. An input terminal of the third pass gate PG3 can be connected to an output terminal of the second latch LT2, and an output terminal of the third pass gate PG3 can be connected to an input terminal of the third latch LT3. An input terminal of the fourth pass gate PG4 can be connected to an output terminal of the third latch LT3, and an output terminal of the fourth pass gate PG4 can be connected to an input terminal of the fourth latch LT4.
The NAND gate ND1 can receive the divided signal ‘MIXOUT_DIV’, an output signal ‘B’ of the second latch LT2, and an output signal ‘C’ of the fourth latch LT4. The fifth inverter IV5 can receive an output signal of the NAND gate ND1 and then output the filtering signal ‘OUT’.
The filter circuit 810 can be configured to activate the filtering signal ‘OUT’ when the pulses of the delay control signal ‘CFDL’ occur more than three times while the divided signal ‘MIXOUT_DIV’ is activated. When there is no phase distortion in the reference clock signal ‘REFCLK’, then it can be assumed that the delay is finally locked by, for example, two-step adjustment in the fine delay line 220 after the delay is first locked in the coarse delay line 210. That is, it can be assumed that the pulses of the delay control signal ‘CFDL’ occur twice. The divided signal ‘MIXOUT_DIV’ can be produced by dividing the delay signal ‘MIXOUT’ of the delay line 200 into, for example, three signals. The divided signal ‘MIXOUT_DIV’ can be used for securing a section required to detect the pulse generation of the delay control signal ‘CFDL’ three times
As shown in FIG. 6, the signal output control circuit 820 can include sixth and seventh inverters IV6 and IV7 and a second NAND gate ND2.
The sixth inverter IV6 can receive the filtering signal ‘OUT’. The second NAND gate ND2 can receive the first delay mode decision signal ‘COARSE_LOCK’ and an output signal of the sixth inverter IV6. The seventh inverter IV7 can receive an output signal of the second NAND gate ND2 and then output the second delay mode decision signal ‘COARSE_LOCK_NEW’.
The operation of the delay locked loop circuit 100 will now be described in detail below.
First, referring to FIG. 5, the divided signal ‘MIXOUT_DIV’, an output signal ‘B’ of the second latch LT2 and an output signal ‘C’ of the fourth latch LT4 cannot be activated in the filter circuit 810 before the delay control signal ‘CFDL’ occurs three times. The delay control signal ‘CFDL’ is generated only after the first delay mode decision signal ‘COARSE_LOCK’ is activated.
Therefore, the signal output control circuit 820 can output the first delay mode decision signal ‘COARSE_LOCK’ as the second delay mode decision signal ‘COARSE_LOCK_NEW’ because the filtering signal ‘OUT’ is deactivated, e.g., in a low level.
When the first delay mode decision signal ‘COARSE_LOCK’ is deactivated in a state where the filtering signal ‘OUT’ is deactivated in a low level, then the second delay mode decision signal ‘COARSE_LOCK_NEW’ is also deactivated.
Since the second delay mode decision signal ‘COARSE_LOCK’ is deactivated, the control unit 500 generates the delay control signal ‘CCDL’ according to the phase detection signal ‘POUT’. When the pulse of the delay control signal ‘CCDL’ is generated, the coarse delay line 210 delays and outputs the reference clock signal ‘REFCLK’ in such a manner that the delay time is varied based on the generated pulse of the delay control signal ‘CCDL’.
The phase detection unit 400 and the control unit 500 repeatedly operate according to the variation of output signals out of the coarse delay line 210.
On the other hand, when the first delay mode decision signal ‘COARSE_LOCK’ is activated in a state where the filtering signal ‘OUT’ is deactivated, e.g., in a low level, then the second delay mode decision signal ‘COARSE_LOCK_NEW’ is also activated.
Since the second delay mode decision signal ‘COARSE_LOCK’ is activated, the control unit 500 generates the delay control signal ‘CFDL’ according to the phase detection signal ‘POUT’.
When the pulse of the delay control signal ‘CFDL’ is generated, the fine delay line 220 outputs the delay signal ‘MIXOUT’ by delaying the output signal of the coarse delay line 210 in such a manner that the delay time is varied based on the generated pulse of the delay control signal ‘CFDL’.
The phase detection unit 400 and the control unit 500 repeatedly operate according to the variation of the delay signal ‘MIXOUT’.
When phase distortion is not present in the reference clock signal ‘REFCLK’, then the filtering signal ‘OUT’ in FIG. 5 is continuously maintained in a deactivated state and the second delay mode decision signal ‘COARSE_LOCK_NEW’ is then maintained in an activated state, because the delay control signal ‘CFDL’ is not generated more than three times.
Meanwhile, when phase distortion is present due to variations in the operational environment, such as chances in frequency or voltage fluctuation, then the delay control signal ‘CFDL’ can be generated more than three times.
When the delay control signals ‘CFDL’ are generated more than three times, then the filtering signal ‘OUT’ of FIG. 5 is activated, e.g., in a high level.
Since the filtering signal ‘OUT’ is activated, the second delay mode decision signal ‘COARSE_LOCK_NEW’ is deactivated, e.g., in a low level regardless of the first delay mode decision signal ‘COARSE_LOCK’.
Since the second delay mode decision signal ‘COARSE_LOCK_NEW’ is deactivated, the control unit 500 terminates the pulse generation of the delay control signal ‘CFDL’ and controls the coarse delay line 210 by producing the delay control signal ‘CCDL’ according to the phase detection signal ‘POUT’.
As apparent from the above, a delay Locked Loop circuit configured in accordance with the embodiments described herein can reduce a locking time, which is required to execute the DLL operation, by detecting a case where the phase difference between the reference clock signal ‘REFCLK’ and the feedback clock signal ‘FBCLK’ is out of the adjustment range of the fine delay line 220 or it take a lot of time to adjust the delay time.
While certain embodiments have been described above, it will be understood that the embodiments described are by way of example only. Accordingly, the apparatus and methods described herein should not be limited based on the described embodiments. Rather, the apparatus and methods described herein should only be limited in light of the claims that follow when taken in conjunction with the above description and accompanying drawings.

Claims (15)

1. A delay locked loop circuit configured to perform a delay locking using a coarse delay line when a phase difference between a reference clock signal and a feedback clock signal is over a controlling range of a fine delay line,
wherein the delay locked loop circuit comprises a phase detection unit configured to detect the phase difference between the reference clock signal and the feedback clock, and configured to output a phase detection signal and a coarse delay mode decision signal according to the phase difference.
2. The delay locked loop circuit of claim 1, further comprising a control unit configured to output a delay control signal to control the delay lines according to the phase detection signal and a fine delay mode decision signal.
3. The delay locked loop circuit of claim 2, further comprising an error decision unit configured to detect an error of the coarse delay mode decision signal according to the delay control signal and the output signal of the coarse delay lines, and configured to output the fine delay mode decision signal according to a result of the error detection.
4. The delay locked loop circuit of claim 3, wherein the delay control signal includes a coarse delay control signal and a fine delay control signal.
5. The delay locked loop circuit of claim 4, wherein the coarse delay line is configured to delay the reference clock signal by a first predetermined delay time according to the coarse delay control signal.
6. The delay locked loop circuit of claim 5, wherein the fine delay line is configured to delay an output signal of the coarse delay line by a second predetermined delay time according to the fine delay control signal.
7. The delay locked loop circuit of claim 6, wherein a unit delay time of the fine delay line is shorter than that of the coarse delay line.
8. The delay locked loop circuit of claim 7, wherein the control unit is further configured to output the coarse delay control signal to control the coarse delay line when the fine delay mode decision signal is deactivated and output the fine delay control signal to control the fine delay line when the fine delay mode decision signal is activated.
9. The delay locked loop circuit of claim 5, wherein the control unit is further configured to output pulse signals for the coarse and fine control signals.
10. The delay locked loop circuit of claim 9, wherein the error decision unit is further configured to output the coarse delay mode decision signal as the fine delay mode decision signal when the pulse signals of the fine delay control signal occur less than a predetermined number of times while a divided signal, which is produced by dividing an output signal of the fine delay line, is activated.
11. The delay locked loop circuit of claim 9, wherein the error decision unit is further configured to deactivate the fine delay mode decision signal regardless of the coarse delay mode decision signal when the pulse signals of the fine delay control signal occur more than a predetermined number of times while a divided signal, which is produced by dividing an output signal of the fine delay line, is activated.
12. The delay locked loop circuit of claim 9, wherein the error decision unit includes:
a filter circuit configured to activate a filtering signal when the pulse signals of the fine delay control signal occur more than a predetermined number of times while a divided signal, which is produced by dividing an output signal of the fine delay line, is activated; and
a signal output control circuit configured to pass through the coarse delay mode decision signal or to block the coarse delay mode decision signal according to the filtering signal.
13. The delay locked loop circuit of claim 12, wherein the filter circuit includes:
a pass gate array configured to pass the divided signal according to the fine delay control signal;
a plurality of latches connected between a plurality of pass gates in the pass gate array; and
a first logic circuit configured to output the filtering signal by combining the divided signal and signals stored in a part of the plurality of latches.
14. The delay locked loop circuit of claim 12, wherein the signal output control circuit includes a second logic circuit configured to output the fine delay mode decision signal by ORing the filtering signal and the coarse delay mode decision signal.
15. The delay locked loop circuit of claim 10, wherein the delay locked loop circuit further comprises a divider for generating the divided signal by dividing a final output signal of the fine delay line.
US12/775,096 2007-12-28 2010-05-06 Delay locked loop circuit and control method of the same Active US7924075B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/775,096 US7924075B2 (en) 2007-12-28 2010-05-06 Delay locked loop circuit and control method of the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR1020070139829A KR100956774B1 (en) 2007-12-28 2007-12-28 Delayed fixed loop circuit and its control method
KR10-2007-0139829 2007-12-28
US12/169,560 US7724050B2 (en) 2007-12-28 2008-07-08 Delay locked loop circuit and control method of the same
US12/775,096 US7924075B2 (en) 2007-12-28 2010-05-06 Delay locked loop circuit and control method of the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/169,560 Continuation US7724050B2 (en) 2007-12-28 2008-07-08 Delay locked loop circuit and control method of the same

Publications (2)

Publication Number Publication Date
US20100213995A1 US20100213995A1 (en) 2010-08-26
US7924075B2 true US7924075B2 (en) 2011-04-12

Family

ID=40797445

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/169,560 Active US7724050B2 (en) 2007-12-28 2008-07-08 Delay locked loop circuit and control method of the same
US12/775,096 Active US7924075B2 (en) 2007-12-28 2010-05-06 Delay locked loop circuit and control method of the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US12/169,560 Active US7724050B2 (en) 2007-12-28 2008-07-08 Delay locked loop circuit and control method of the same

Country Status (4)

Country Link
US (2) US7724050B2 (en)
JP (1) JP2009165108A (en)
KR (1) KR100956774B1 (en)
TW (1) TWI384757B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120086484A1 (en) * 2010-10-11 2012-04-12 Trivedi Pradeep R Delay Locked Loop Including a Mechanism for Reducing Lock Time
US20220140832A1 (en) * 2020-02-27 2022-05-05 SK Hynix Inc. Clock generation circuit and semiconductor apparatus using the clock generation circuit

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100516693B1 (en) * 2003-04-02 2005-09-22 주식회사 하이닉스반도체 Non-volatile programmable logic circuit
KR20100056156A (en) * 2008-11-19 2010-05-27 삼성전자주식회사 Phase locked loop circuit, method of operating phase locked loop circuit, and semiconductor memory device including phase locked loop circuit
KR101022674B1 (en) * 2008-12-05 2011-03-22 주식회사 하이닉스반도체 Delayed fixed loop circuit and its operation method
KR101123073B1 (en) * 2009-05-21 2012-03-05 주식회사 하이닉스반도체 Delay locked loop circuit and semiconductor memory device using the same
CN102088286B (en) * 2009-12-02 2013-07-31 晨星软件研发(深圳)有限公司 Delay lock loop and associated method
KR101145316B1 (en) * 2009-12-28 2012-05-14 에스케이하이닉스 주식회사 Semiconductor device and operating method thereof
KR101046274B1 (en) * 2010-03-29 2011-07-04 주식회사 하이닉스반도체 Clock delay circuit
KR101222064B1 (en) 2010-04-28 2013-01-15 에스케이하이닉스 주식회사 Delay locked loop in semiconductor integrated circuit and method of driving the same
KR20120005290A (en) * 2010-07-08 2012-01-16 주식회사 하이닉스반도체 Delay synchronization circuit
KR20120088136A (en) 2011-01-31 2012-08-08 에스케이하이닉스 주식회사 Synchronization circuit
CN102651685B (en) * 2011-02-24 2016-07-27 爱立信(中国)通信有限公司 Signal delay device and method
US9043217B2 (en) 2011-03-31 2015-05-26 HealthSpot Inc. Medical kiosk and method of use
KR20140012312A (en) * 2012-07-19 2014-02-03 에스케이하이닉스 주식회사 Delay locked loop circuit and method of driving the same
CA2881000C (en) 2012-08-15 2020-09-22 HealthSpot Inc. Veterinary kiosk with integrated veterinary medical devices
KR20140112663A (en) 2013-03-14 2014-09-24 삼성전자주식회사 Delay Locked Loop Circuit and Method of Control thereof
KR102107068B1 (en) * 2013-11-29 2020-05-08 에스케이하이닉스 주식회사 Phase determination circuit and delayed locked loop circuit using the same
US9584105B1 (en) * 2016-03-10 2017-02-28 Analog Devices, Inc. Timing generator for generating high resolution pulses having arbitrary widths
US10666416B2 (en) 2016-04-14 2020-05-26 Ibiquity Digital Corporation Time-alignment measurement for hybrid HD radio technology
US9832007B2 (en) 2016-04-14 2017-11-28 Ibiquity Digital Corporation Time-alignment measurement for hybrid HD radio™ technology
US10771296B1 (en) * 2019-06-25 2020-09-08 Realtek Semiconductor Corp. 2.4GHz ISM band zero-IF transceiver and method thereof
US11885646B2 (en) 2021-08-12 2024-01-30 Allegro Microsystems, Llc Programmable active pixel test injection
US11722141B1 (en) * 2022-04-22 2023-08-08 Allegro Microsystems, Llc Delay-locked-loop timing error mitigation

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000059183A (en) 1998-08-05 2000-02-25 Mitsubishi Electric Corp Synchronous multiplication clock signal generation circuit
US20030030473A1 (en) * 2001-08-08 2003-02-13 Seong-Hoon Lee Ring-resister controlled DLL with fine delay line and direct skew sensing detector
KR20050001152A (en) 2003-06-27 2005-01-06 주식회사 하이닉스반도체 Delay Locked Loop and its method for delaying locked a clock
US20050052252A1 (en) * 2003-07-15 2005-03-10 Galibois Joseph F. Synchronizing unit for redundant system clocks
US20050127963A1 (en) * 2003-12-11 2005-06-16 Johnson Gary M. Switched capacitor for a tunable delay circuit
US20050132087A1 (en) * 2003-12-12 2005-06-16 Lech Glinski Method and apparatus for video signal skew compensation
KR20070110627A (en) 2006-05-15 2007-11-20 주식회사 하이닉스반도체 DLL having a reduced area, a semiconductor memory device including the same, and a locking operation method thereof

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3380206B2 (en) * 1999-03-31 2003-02-24 沖電気工業株式会社 Internal clock generation circuit
KR100527397B1 (en) * 2000-06-30 2005-11-15 주식회사 하이닉스반도체 Delay Locked Loop having small jitter in semiconductor memory device
DE10330796B4 (en) 2002-10-30 2023-09-14 Hynix Semiconductor Inc. Register controlled delay locked loop with acceleration mode
KR100510063B1 (en) 2002-12-24 2005-08-26 주식회사 하이닉스반도체 Register controlled delay locked loop
KR100528788B1 (en) 2003-06-27 2005-11-15 주식회사 하이닉스반도체 Delay locked loop and method of driving the same
KR100543460B1 (en) * 2003-07-07 2006-01-20 삼성전자주식회사 Delayed synchronous loop circuit
KR100639616B1 (en) 2004-10-29 2006-10-30 주식회사 하이닉스반도체 Delay-Locked Loops and Locking Methods in Semiconductor Memory Devices
KR100713082B1 (en) 2005-03-02 2007-05-02 주식회사 하이닉스반도체 Delay-Locked Loop with Adjustable Duty Ratio for Clock
KR100722775B1 (en) 2006-01-02 2007-05-30 삼성전자주식회사 Delay Synchronous Loop Circuit and Delay Synchronous Loop Control Method of Semiconductor Device
KR100800150B1 (en) * 2006-06-30 2008-02-01 주식회사 하이닉스반도체 Delay locked loop apparatus

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000059183A (en) 1998-08-05 2000-02-25 Mitsubishi Electric Corp Synchronous multiplication clock signal generation circuit
US20030030473A1 (en) * 2001-08-08 2003-02-13 Seong-Hoon Lee Ring-resister controlled DLL with fine delay line and direct skew sensing detector
KR20050001152A (en) 2003-06-27 2005-01-06 주식회사 하이닉스반도체 Delay Locked Loop and its method for delaying locked a clock
US20050052252A1 (en) * 2003-07-15 2005-03-10 Galibois Joseph F. Synchronizing unit for redundant system clocks
US20050127963A1 (en) * 2003-12-11 2005-06-16 Johnson Gary M. Switched capacitor for a tunable delay circuit
US20050132087A1 (en) * 2003-12-12 2005-06-16 Lech Glinski Method and apparatus for video signal skew compensation
KR20070110627A (en) 2006-05-15 2007-11-20 주식회사 하이닉스반도체 DLL having a reduced area, a semiconductor memory device including the same, and a locking operation method thereof

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120086484A1 (en) * 2010-10-11 2012-04-12 Trivedi Pradeep R Delay Locked Loop Including a Mechanism for Reducing Lock Time
US8368444B2 (en) * 2010-10-11 2013-02-05 Apple Inc. Delay locked loop including a mechanism for reducing lock time
US20220140832A1 (en) * 2020-02-27 2022-05-05 SK Hynix Inc. Clock generation circuit and semiconductor apparatus using the clock generation circuit
US11777506B2 (en) * 2020-02-27 2023-10-03 SK Hynix Inc. Clock generation circuit and semiconductor apparatus using the clock generation circuit
US12057847B2 (en) 2020-02-27 2024-08-06 SK Hynix Inc. Clock generation circuit and semiconductor apparatus using the clock generation circuit

Also Published As

Publication number Publication date
KR20090071892A (en) 2009-07-02
US20100213995A1 (en) 2010-08-26
US20090167388A1 (en) 2009-07-02
TW200929887A (en) 2009-07-01
JP2009165108A (en) 2009-07-23
TWI384757B (en) 2013-02-01
KR100956774B1 (en) 2010-05-12
US7724050B2 (en) 2010-05-25

Similar Documents

Publication Publication Date Title
US7924075B2 (en) Delay locked loop circuit and control method of the same
US7567102B2 (en) Delay locked loop circuit in semiconductor device and its control method
US8829960B2 (en) Delay locked loop circuit and method of driving the same
US7388415B2 (en) Delay locked loop with a function for implementing locking operation periodically during power down mode and locking operation method of the same
US7336559B2 (en) Delay-locked loop, integrated circuit having the same, and method of driving the same
US8542044B2 (en) Semiconductor integrated circuit and method for driving the same
US8633747B2 (en) Synchronization circuit
US6392456B1 (en) Analog mixed digital DLL
US7737745B2 (en) DLL clock signal generating circuit capable of correcting a distorted duty ratio
US6815985B2 (en) Clock divider and method for dividing a clock signal in a DLL circuit
US20120154001A1 (en) Shift register and synchronization circuit using the same
KR100868015B1 (en) Delay device, delay locked loop circuit and semiconductor memory device using same
US20080116950A1 (en) Delay-locked loop circuit and method of generating multiplied clock therefrom
US7777542B2 (en) Delay locked loop
US7130226B2 (en) Clock generating circuit with multiple modes of operation
US7298189B2 (en) Delay locked loop circuit
US8081021B2 (en) Delay locked loop
US20080084233A1 (en) Frequency regulator having lock detector and frequency regulating method
US7893738B2 (en) DLL circuit
US7629821B2 (en) Semiconductor memory device
US20070216456A1 (en) Delay locked loop and method of locking a clock signal
US8471613B2 (en) Internal clock signal generator and operating method thereof
US7026859B2 (en) Control circuit for delay locked loop
US7659761B2 (en) Operation mode setting apparatus, semiconductor integrated circuit including the same, and method of controlling semiconductor integrated circuit
KR100672033B1 (en) A delayed synchronous loop circuit having two input reference clocks, a clock signal generation circuit including the same, and a clock signal generation method

Legal Events

Date Code Title Description
AS Assignment

Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, KWANG SU;REEL/FRAME:024861/0135

Effective date: 20080624

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552)

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12