US7644208B2 - Serial transmission system with a return signal generator from the farthest terminal to synchronize return signals/data from the farthest terminal with any specified intervening terminals - Google Patents
Serial transmission system with a return signal generator from the farthest terminal to synchronize return signals/data from the farthest terminal with any specified intervening terminals Download PDFInfo
- Publication number
- US7644208B2 US7644208B2 US11/631,220 US63122005A US7644208B2 US 7644208 B2 US7644208 B2 US 7644208B2 US 63122005 A US63122005 A US 63122005A US 7644208 B2 US7644208 B2 US 7644208B2
- Authority
- US
- United States
- Prior art keywords
- data
- terminal
- host
- return signal
- transmitted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4072—Drivers or receivers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
Definitions
- the present invention relates to a data transmission method and a data transmission system that can be suitably applied to an apparatus composed of a plurality of units interconnected via a data bus line to serve a common purpose, such as an IC testing apparatus.
- FIG. 11 is a schematic diagram showing a data transmission path of an IC testing apparatus conventionally used.
- reference numeral 1 denotes a host computer
- reference numeral 1 A denotes a data transmitter section in the host computer 1
- reference numeral 1 B denotes a data receiver section.
- Reference numerals 2 - 1 , 2 - 2 , 2 - n each denote a terminal that operates under instructions from the host computer 1 .
- the terminal 2 - 1 may serve as a pattern generator section
- the terminal 2 - 2 may serve as a timing generator section
- the terminal 2 - n may serve as a test head, for example.
- Each terminal 2 - 1 , 2 - 2 , . . . , 2 - n has an input/output interface 3 , and the interfaces 3 are connected in series to an outgoing data bus line 4 .
- Data addressed to each terminal 2 - 1 , 2 - 2 , . . . , 2 - n transmitted over the outgoing data bus line 4 is taken in by the terminal through the interface 3 .
- Data to be delivered from each terminal 2 - 1 , 2 - 2 , . . . , 2 - n to the host computer 1 is output to the outgoing data bus line 4 from the interface 3 .
- the data is transmitted through an incoming data bus line 5 and received by the data receiver section 1 B of the host computer 1 and thus taken in by the host computer 1 .
- the outgoing data bus line 4 and the incoming data bus line 5 are provided between the host computer 1 and the terminals to form a transmission path loop interconnecting the host computer 1 and the terminals 2 - 1 , 2 - 2 , . . . , 2 - n for data transmission/reception. Therefore, there is a disadvantage that the amount of the data bus lines provided is doubled, and a thick cable is required if the outgoing data bus line 4 and the incoming data bus line 5 are tied together.
- An object of the present invention is to provide a data transmission method that can halve the amount of cables provided and allows easy addition of a new terminal, and a data transmission system that implements the data transmission method.
- a terminal of the plurality of terminals which is located at the farthest position from the host has a return signal generator section, and data passed from the host to each terminal, from each terminal to the host or between terminals is transmitted through the interfaces
- the return signal generator section transmits a return signal at a timing when data transmitted from the host to the terminals arrives at the terminal located at the farthest position
- the return signal is returned to the host passing successively through the interfaces of the terminals connected to the data bus
- each terminal originates data to be transmitted to the host in synchronization with the return signal and transmits the data to the host in synchronization with the return signal.
- the return signal generator section provided in the terminal located connected to the data bus line at the distal end thereof is controlled to be kept in the enabled state and originates the return signal at the time when a signal from the host arrives at the terminal located at the distal end.
- the return signal is returned to the host via the same data bus line.
- Any terminal to transmit data to the host transmits the data in synchronization with the return signal passing through the interface thereof.
- the host can read the data if arrival of the return signal is detected.
- a bit position is assigned to the data transmitted from each terminal. Thus, from the bit position of the data read by the host, the host can recognize which terminal has transmitted the data.
- a single data bus line can be used for bidirectional transmission, and the amount of cables used as the data bus line can be reduced to a half.
- the cables can be thinner, so that the cables can be installed more easily.
- a new terminal can be advantageously easily added.
- a data transmission system according to the present invention can be applied to fields of measurement equipment and control equipment that involve data transmission between multiple terminals.
- FIG. 1 is a block diagram for illustrating a data transmission method according to the present invention
- FIG. 2A shows an example of a command word and a data word in a write mode
- FIG. 2B shows another example of the command word and the data word in the write mode
- FIG. 2C shows another example of the command word and the data word in the write mode
- FIG. 2D shows an example of the command word and the data word in a read mode
- FIG. 2E shows another example of the command word and the data word in the read mode
- FIG. 3 is a block diagram showing a configuration of a bidirectional interface used in a terminal adjacent to a host according to the data transmission method according to the present invention
- FIG. 4 is a block diagram showing a configuration of a bidirectional interface used in a terminal located at a distal end;
- FIG. 5 is a block diagram showing an example of a configuration of a data take-in section 17 ;
- FIG. 6 is a time chart for illustrating an example of operations in the write mode
- FIG. 7 is a time chart for illustrating an example of operations in the read mode
- FIG. 8 is a block diagram for illustrating an example of a data read circuit capable of correctly reading data in the data transmission method according to the present invention.
- FIG. 9 is a timing chart for illustrating operations of the data read circuit shown in FIG. 8 ;
- FIG. 10 is a timing chart for illustrating another example of operations of the data read circuit shown in FIG. 8 ;
- FIG. 11 is a block diagram for illustrating a prior art.
- a data transmission method and a data transmission system according to the present invention can be suitably applied to an IC testing apparatus, for example.
- the host computer of the IC testing apparatus corresponds to the host 1 described above, terminals that operate under the control of the host computer including a timing generator, a pattern generator, a waveform shaping unit, a logic comparator are connected to a data bus in a cascade manner, and a test head is connected to the data bus line at the distal end thereof.
- a return signal generator section provided in the test head is set in an enabled state, the return signal generator section in the test head originates a return signal at the time when a control signal transmitted from the host computer arrives at the test head, and the return signal is transmitted to the host computer through the interfaces of the terminals.
- Each terminal can transmit data to be transmitted from the terminal to the host computer or another terminal in synchronization with the return signal when the return signal passes through the interface thereof.
- a bit position is assigned to the data transmitted from each terminal.
- the host computer or the other terminal that receives data transmitted from each terminal can recognize which terminal has transmitted the data based on the bit position of the data.
- the host computer or each terminal can start receiving the incoming data in synchronization with the arrival of the return signal transmitted from the terminal located at the distal end. Even if a delay occurs on the data bus, the return signal and the data are equally delayed, so that there is no possibility that the data cannot be read.
- FIG. 1 is a schematic block diagram for illustrating a data transmission method according to the present invention, in which parts corresponding to those shown in FIG. 11 are denoted by the same reference numerals as in FIG. 11 .
- a host 1 and terminals 2 - 1 , 2 - 2 , . . . , 2 - n are the same as those in FIG. 11 .
- the host 1 and the n terminals 2 - 1 , 2 - 2 , . . . , 2 - n are cascaded to each other via a bidirectional bus 7 , and each terminal 2 - 1 , 2 - 2 , . . . , 2 - n has a bidirectional interface 6 . Therefore, the host 1 has a transmitter/receiver IC as means for transmitting and receiving data.
- the host 1 transmits a parallel n-bit command word (simply referred to also as command hereinafter) and a parallel n-bit data word (simply referred to also as data hereinafter) to the terminals 2 - 1 , 2 - 2 , . . . , 2 - n (this direction of transmission will be referred to as downward direction hereinafter).
- Each terminal 2 - 1 , 2 - 2 , . . . , 2 - n takes in data addressed thereto from among the data transmitted from the host 1 . In this step, it is possible to determine to which terminal each piece of data is addressed based on an address code indicating the destination of the data added to each command or the bit position in the n-bit word data assigned to each terminal.
- the terminal 2 - n When the data transmitted from the host 1 arrives at the terminal 2 - n located at the distal end of the bidirectional bus, the terminal 2 - n transmits a return signal.
- the return signal is transmitted through the bidirectional bus 7 in the opposite direction (referred to as upward direction hereinafter), passes through the bidirectional interfaces 6 of the terminals 2 -( n ⁇ 1), . . . , 2 - 2 and 2 - 1 in this order, and then arrives at the transmitter/receiver IC in the host 1 .
- each terminal When the return signal passes through the terminals 2 -( n ⁇ 1), . . . , 2 - 2 , 2 - 1 , each terminal transmits data to be sent to the host 1 in synchronization with the return signal.
- the terminals to the host 1 there are two modes that can be selected based on the command. In one mode, one terminal specified by the host 1 transmits n-bit word data to the host 1 in synchronization with the return signal. If the host 1 specifies all the terminals, in the other mode, each terminal transmits data at the bit position previously assigned to the terminal in the n-bit word data.
- FIG. 2A shows an example of a parallel n-bit command word and a parallel n-bit data word.
- the command word comprises one bit that indicates whether the host 1 is in the data read mode in which the host 1 reads data from the terminals or data write mode in which the host 1 writes data to the terminals (R/W), a code PC of (n ⁇ 1 ⁇ k bits) that indicates the kind of the following processing, and an address ADD (k bits) of a specified terminal.
- the hatched areas mean that the data of the areas have been specified.
- FIG. 2A shows a case in which the host 1 is in the write mode, the address ADD is not specified (that is, all “0”), and the data word DATA following the command word is written to all the terminals.
- the kind of processing PC may be installation of data into the terminals as initial values required to activate the terminals, for example.
- FIG. 2B shows an example of the command word and the data word in the case where the host 1 in the write mode writes data word to one terminal specified by the address ADD in the command word.
- FIG. 2C shows an example of the command word and the data word in the case where the host 1 is in the write mode, and each terminal is set in the enabled state or disabled state.
- the address ADD in the command word is not specified, and a bit position in the n-bit word data DATA is assigned to each terminal. If the bit b at a bit position is “0”, the corresponding terminal is set in the disabled state. If the bit b at a bit position is “1”, the corresponding terminals is set in the enabled state.
- FIG. 2D shows an example of the command word in the case where the host 1 is in the read mode for reading data from a terminal and an example of the data word transmitted from the terminal to the host.
- one terminal specified by the address ADD in the command word is requested to transmit data, and the specified terminal transmits n-bit word data DATA to the host.
- FIG. 2E shows an example of the command word in the case where the host 1 is in the read mode, and the host 1 requests all the terminals to transmits the terminal status, such as the status of a return signal generator section 19 described later with reference to FIGS. 3 and 4 , and an example of the n-bit data word, each of the bits of which is transmitted from a different one of the terminals.
- the address ADD in the command word is not specified.
- each terminal transmits 1-bit data d indicating the status thereof at the bit position in the n-bit word assigned to the terminal. For example, a status bit d of “0” indicates that the return signal generator section 19 is in the disabled state, and a status bit d of “1” indicates that the return signal generator section 19 is in the enabled state.
- FIGS. 3 and 4 show a configuration of interfaces 6 - 1 and 6 - n of bidirectional interfaces 6 - 1 , 6 - 2 , . . . , 6 - n of the terminals 2 - 1 , 2 - 2 , . . . , 2 - n .
- the interfaces are general-purpose ones in order that the interfaces having the same configuration can be used in all the terminals.
- the interface 6 - 1 shown in FIG. 3 is a bidirectional interface provided in the terminal 2 - 1 connected to the bidirectional bus 7 at the position closest to the host 1 , and the interface 6 - n shown in FIG.
- the bidirectional bus 7 comprises a parallel n-bit bidirectional data bus 7 a , a return signal line 7 b , a control signal line 7 c , a command control line 7 d and a clock line 7 e.
- Each bidirectional interface 6 - 1 , 6 - 2 , . . . , 6 - n has data bus connection ports 11 and 12 connected to the bidirectional data bus 7 a .
- the data bus connection port 11 is connected to the data bus 7 a on the upward side (host side) of each terminal.
- the data bus connection port 12 is connected to the data bus 7 a extending toward the following terminal located on the downward side thereof.
- the bidirectional data bus 7 a is connected only to the data bus connection port 11 , and the data bus connection port 12 intended for connection to the following terminal is open.
- the output port of an upward buffer NBU 1 and the input port of a downward buffer KBU 1 are connected to the data bus connection port 11 , which is connected to the data bus 7 a on the host side.
- the input port of the upward buffer NBU 1 is connected to a data transmitter section 18 , and the data transmitter section 18 transmits data S D in synchronization with arrival of a return signal S R .
- a data take-in section 17 and the input port of a downward buffer KBU 2 are connected to the output port of the downward buffer KBU 1 .
- the data take-in section 17 which has a capability of taking in data transmitted from the host 1 to the terminal, takes in data addressed to the terminal and passes the data to a data processing section (not shown in FIG. 3 ) in the terminal.
- the output port of the downward buffer KBU 2 is connected to the data bus connection port 12 to transmit the data S D received from the host 1 to the following terminal.
- the data bus connection port 12 is connected to the input port of an upward buffer NBU 2 , so that data transmitted from the following bidirectional interfaces 2 - n located toward the distal end of the bidirectional bus 7 is transmitted to the data bus connection port 11 via the data transmitter section 18 .
- the return signal generator section 19 described later outputs the return signal S R
- the upward buffers NBU 1 and NBU 2 are set in the enabled state
- the downward buffers KBU 1 and KBU 2 are set in the disabled state.
- no return signal is output
- the upward buffers NB 1 and NB 2 are set in the disabled state
- the downward buffers KBU 1 and KBU 2 are set in the enabled state.
- FIG. 5 shows an example of configuration of the data take-in section 17 in the bidirectional interface of one terminal.
- the data take-in section 17 comprises latches 17 A and 17 B, a comparator section 17 C, a decoder section 17 D and a processing section 17 E.
- the latch 17 A takes in an n-bit command word from the bidirectional data bus 7 a via the buffer KBU 1 in response to a trigger tr 1
- the latch 17 B takes in an n-bit data word delayed one clock from the n-bit command word from the bidirectional data bus 7 a via the buffer KBU 1 in response to a trigger tr 2 delayed one clock from the trigger tr 1 .
- the comparator section 17 C receives a k-bit identification code ID that identifies the terminal to which the interface board is attached from the terminal via a port 25 .
- the comparator section 17 C outputs and transmits an enable signal En to the data transmitter section 18 only when the k-bit address ADD in the command word taken in by the latch 17 A coincides with the identification code ID of the terminal or when the k bits of the address ADD are all “0”.
- the command word is decoded by the decoder section 17 D, and the decoded command word indicates the kind of processing to be performed to the processing section 17 E.
- the processing section 17 E performs the specified processing on the data word held in the latch 17 B.
- the data transmitter section 18 comprises the data holding section 18 A, an OR gate 18 B, and gates 18 C and 18 D.
- the data holding section 18 A is supplied with the transmission data S D1 specified by the processing section 17 E shown in FIG. 5 .
- the gate 18 C is normally-opened, and if a following terminal transmits data S D to the host 1 , the data is directly transmitted to the data bus 7 a through the gate 18 B. Or, if the terminal is specified by the host 1 and requested to transmit data, the gate 18 D is opened by the enable signal En from the data take-in section 17 , and when the return signal SR is received from the following terminal, the data holding section 18 A is triggered via the gate 18 D, the transmission data S D held in the holding section 18 A is output to the data bus 7 a.
- each bidirectional interface 6 - 1 , 6 - 2 , . . . , 6 - n has a return signal output port 13 , a return signal input port 14 , a control signal output port 15 , a control signal input port 16 , a command control input port 21 , a clock input port 22 , a command control output port 23 , a clock output port 24 , the identification code input port 25 , the return signal generator section 19 , and a timing generator section 26 .
- the command control input port 21 receives a command control signal CMDC transmitted from the host in synchronization with the transmission of the command word.
- the command control signal CMDC is passed to the timing generator section 26 via a buffer BU 1 and, in addition, output to the command control output port 23 via a buffer BU 3 .
- the command control output port 23 is connected to the command control input port 21 of the following terminal via the command control line 7 d .
- a clock CLK supplied from the host 1 to the clock input port 22 is supplied to the timing generator section 26 via a buffer BU 2 , and in addition, output to the clock output port 24 via a buffer BU 4 .
- the clock output port 24 is connected to the clock input port 22 of the following via the clock line 7 e.
- the return signal generator section 19 comprises a pulse generator 19 A, gates 19 B and 19 C and an OR gate 19 D.
- the timing generator section 26 generates the trigger tr 1 that determines the timing of take-in of the command word and the trigger tr 2 that determines the timing of take-in of the data word delayed one clock from the trigger tr 1 , based on the clock CLK and the command control signal CMDC supplied thereto. Furthermore, each time the timing generator section 26 receives the command control signal CMDC, the timing generator section 26 generates a reset signal R S for resetting the data holding section 18 A in the data transmitter section 18 and generates a trigger tr 3 that causes the pulse generator 19 A in the return signal generator section 19 to generate a pulse as a return signal S R . However, as described later, the return signal SR generated by the pulse generator 19 A is blocked by the gate 19 B in all the interfaces except the interface of the terminal located at the distal end.
- each bidirectional interface 6 - 1 , 6 - 2 , . . . , and 6 - n is connected to a common potential point and to the control signal input port 16 of the preceding bidirectional interface (located toward the host) via the control line 7 c .
- all the bidirectional interfaces 6 - 1 , 6 - 2 , . . . except the bidirectional interface 6 - n located at the distal end have their respective control signal input ports 16 connected to the common potential via the control signal output ports 15 of the respective following bidirectional interfaces, thereby keeping the return signal generator sections 19 in the disabled state.
- the control signal input port 16 of the bidirectional interface 6 - n connected to the data bus 7 at the distal end thereof is open, so that the return signal generator section 19 is kept in the enabled state.
- the return signal generator section 19 serves only as a through path for the return signal S R in FIG. 3 . According to the present invention, it is essential only that the bidirectional interface 6 - n located at the distal end can generate a return signal.
- the pulse generator 19 A receives the trigger signal and generates a pulse having a predetermined pulse width, when the data transmitted from the host 1 arrives at each bidirectional interface 6 - 1 , 6 - 2 , . . . , 6 - n via the bidirectional data bus 7 a .
- the gates 19 B and 19 C are opened or closed under the control of the control signal input to the control signal input port 16 . Specifically, since the potential of the control signal input port 16 of the interface 6 - n located at the distal end is logic “H”, the gate 19 B is open, and the gate 19 C is closed. Consequently, if the pulse generator 19 A generates a pulse, the pulse is output as the return signal SR to the return signal output port 13 via the gate 19 B and the OR gate 19 D.
- the return signal S R output from the return signal output port 13 of the bidirectional interface 6 - n is input to the return signal input port 14 of the preceding bidirectional interface via the return signal line 7 b .
- the return signal S R input to the return signal input port 14 is input to the gate 19 C of the return signal generator section 19 .
- the gate 19 C is open because the logic “L”, which means the common potential, input to the control signal input port 16 is inverted by an inverter INV and then supplied to the gate 19 C. Therefore, the return signal S R from the interface at the distal end passes through the gate 19 C and is transmitted to the preceding bidirectional interface and so on.
- the gate 18 C of the data transmitter section 18 is also open, when the return signal S R passes through each bidirectional interface, the data held in the data holding section 18 A is transmitted onto the bidirectional data bus 7 a via the OR gate 18 B and arrives at the host 1 .
- the host 1 transmits data to each terminal via the bidirectional data bus 7 a , and that each terminal transmits data back to the host 1 .
- the bidirectional bus cables connecting the interfaces 6 -( i ⁇ 1) and 6 - i to each other can be released from the ports 11 , 13 , 15 , 21 and 22 of the interfaces 6 - i , and the released ends of the bidirectional bus cables can be connected to the ports 11 , 13 , 15 , 21 and 22 of an interface 6 - 1 ′ of the terminal 2 - i ′ to be added, and the ports 12 , 14 , 16 , 23 and 24 of the interface 6 - i ′ of the terminal 2 - i ′ can be connected to the ports 11 , 13 , 15 , 21 and 22 of the interface 6 - i ′.
- a terminal can be easily added at the distal end of the bidirectional bus 7 by connecting the ports 12 , 14 , 16 , 23 and 24 of the terminal currently located at the distal end to the ports 11 , 13 , 15 , 21 and 22 of the terminal to be added via additional bidirectional bus cables.
- FIG. 6 is a diagram for illustrating operations in the case where the host in the write mode writes data to a terminal as described above with reference to FIG. 2B .
- Rows HA, HB and HC represent operations of the host 1
- rows TA to TG represent operations of the interface of one terminal specified by the address in the command word CMDW.
- the host 1 In synchronization with the clock CLK (row HA), the host 1 outputs the command control signal CMDC (row TB), the command word CMDW and the data word DATAW (row HC).
- the specified terminal receives the clock CLK (row HA), the command control signal CMDC (row TB), the command word CMDW and the data word (row TC), takes in the command word CMDW (row TF) in response to the trigger tr 1 (row TD), and takes in the data word DATAW (row TG) in response to the next trigger tr 2 (row TE).
- FIG. 7 is a diagram for illustrating operations in the case where the host is in the read mode and reads data from the terminal 6 - 1 as described above with reference to FIG. 2D .
- Rows HA to HD represent operations of the host
- rows T 1 A to T 1 G represent operations of the interface of the terminal 2 - 1
- rows TnA to TnG represent operations of the interface of the terminal 2 - n located at the distal end.
- the host transmits the command control signal CMDC (row HB) and the command word CMDW (row HC) to the terminal.
- the terminal 2 - 1 receives the command control signal CMDC (row T 1 B) and the command word CMDW (row TIC) in synchronization with the clock CLK (row T 1 A) and takes in the command word CMDW (row TIE) in response to the trigger tr 1 (row T 1 D). If the address in the command word CMDW coincides with the identification code ID of the terminal, the data take-in section 17 generates the enable signal En (row T 1 F), and the data transmitter section 18 is kept in the enabled state.
- the interface of the terminal 2 - n located at the distal end receives the clock CLK (row TnA), and the command control signal CMDC (row TnB) and the command word CMDW (row TnC) in synchronization with the clock CLK and takes in the command word CMDW (row TnF) in response to the trigger tr 1 (row TnD).
- the trigger tr 3 (row TnE) is supplied to the pulse generator 19 A to make the pulse generator 19 A generate the return signal S R , and the return signal is transmitted in the upward direction (row TnG).
- the terminal 2 - 1 When the terminal 2 - 1 receives the return signal S R (row T 1 G), the terminal 2 - 1 transmits the transmission data word S D (row TIC) to the host.
- the host 1 receives the return signal S R (row HD) and the data word S D (row HC) and takes in the data word S D .
- FIG. 8 shows an example of a data read circuit provided in the host 1 .
- the data read circuit comprises two cascade circuits 21 and 22 each having two flip-flops cascaded to each other, and an OR grate 23 .
- a positive-phase clock CLK is input to a clock input port of each flip-flop FF 1 , FF 2 of the cascade circuit 21
- an opposite-phase clock *CLK is input to a clock input port of each flip-flop FF 3 , FF 4 of the other cascade circuit 22 .
- a flip-flop FF 5 is a data-latching flip-flop provided on the bidirectional data bus 7 a .
- the return signal is input to a data input port D of each of the preceding flip-flops FF 1 and FF 3 in the cascade circuits 21 and 22 .
- the data transmitted thereto via the bidirectional data bus 7 a can be read in by the data-latching flip-flop FF 5 without fail.
- the host writes or reads one data word each time the host transmits one command word.
- a plurality of data words can be written or read by transmitting a plurality of command words and repeating the procedure described above.
- transmitting one command may allow a specified number of data words to be written or read, depending on the content of the command.
- FIG. 9 shows operations in the case where an edge indicative of data read occurs first in the cascade circuit 22 that operates based on the opposite-phase clock *CLK.
- the period of the clock CLK is a half of the period of the clock CLK described above with reference to FIGS. 3 and 4 .
- FIG. 9A shows incoming data transmitted via the bidirectional data bus 7 a (only one word of parallel n-bit data is shown in this drawing), and
- FIG. 9B shows a return signal S R .
- the data and the return signal are delayed by the bidirectional data bus 7 a and the return signal line 7 b , and the phases of the leading edge and the trailing edge thereof vary as shown by the shaded areas.
- the flip-flop FF 1 reads the logic of the return signal at the timing of rising of a clock P 3 of the positive-phase clock CLK and outputs the logic H at the output thereof ( FIG. 9D ).
- the following flip-flop FF 2 reads the logic H output from the flip-flop FF 1 at the timing of rising of a clock P 4 and outputs the logic H at the output thereof ( FIG. 9E ).
- the flip-flop FF 3 which operates based on the opposite-phase clock *CLK, reads the logic of the return signal at the timing of falling of a clock P 2 (which is the timing of rising for the opposite-phase clock *CLK) ( FIG. 9F ).
- the following flip-flop FF 4 reads the output of the flip-flop FF 3 at the timing of falling of the clock P 3 and outputs the logic H at the output thereof ( FIG. 9G ).
- the output logic H is applied to a clock input port of the data-latching flip-flop FF 5 through the OR gate 23 ( FIG. 9H ).
- the output of the flip-flop FF 4 rises to the logic H at a timing T 1 , which precedes the rising of the flip-flop FF 2 that operates based on the positive-phase clock, and the data latching flip-flop FF 5 can read data at this timing T 1 , so that the data-latching flip-flop takes in and output new data (NEW) at the timing T 1 ( FIG. 9I ).
- FIG. 10 shows a case where the cascade circuit 21 that operates based on the positive-phase clock CLK first detects the arrival of a return signal.
- the flip-flop FF 1 reads in the logic of the return signal at the timing of rising of the pulse P 3 of the positive clock CLK.
- the following flip-flop FF 2 reads in the logic H output from the following one at the timing of rising of the following clock P 4 ( FIG. 10E ).
- the flip-flop FF 3 that operates based on the opposite-phase clock *CLK reads in the logic of the return signal at the timing of falling of the clock P 3 ( FIG. 10F ).
- the following flip-flop FF 4 reads in the logic H output from the preceding flip-flop FF 3 at the timing of falling of the clock P 4 ( FIG. 10F ).
- the timing of rising of the flip-flop FF 4 is delayed from the timing of rising of the flip-flop FF 2 .
- the data-latching flip-flop FF 5 can read in data at the timing T 2 of rising of the clock P 4 and latches new data (NEW) at this timing T 2 ( FIG. 10I ).
- the terminal 2 - n at the distal end transmits a return signal, and each of the other terminals transmits data in synchronization with the return signal when the return signal passes through the terminal, thereby allowing each terminal to deliver data to the host 1 . Furthermore, if an address that indicates the destination terminal of data is added to the data, the data can be delivered to any terminal, even if the terminal is located upward.
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Information Transfer Systems (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Abstract
Description
Claims (5)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004199669 | 2004-07-06 | ||
JP2004-199669 | 2004-07-06 | ||
PCT/JP2005/012511 WO2006004163A1 (en) | 2004-07-06 | 2005-07-06 | Data transmitting method and data transmitting device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080294812A1 US20080294812A1 (en) | 2008-11-27 |
US7644208B2 true US7644208B2 (en) | 2010-01-05 |
Family
ID=35782964
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/631,220 Expired - Fee Related US7644208B2 (en) | 2004-07-06 | 2005-07-06 | Serial transmission system with a return signal generator from the farthest terminal to synchronize return signals/data from the farthest terminal with any specified intervening terminals |
Country Status (3)
Country | Link |
---|---|
US (1) | US7644208B2 (en) |
JP (1) | JP4594935B2 (en) |
WO (1) | WO2006004163A1 (en) |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4884269A (en) * | 1988-06-20 | 1989-11-28 | Hayes Microcomputer Products, Inc. | Method and apparatus for connecting ISDN devices over an analog telephone line |
JPH05308358A (en) | 1992-04-30 | 1993-11-19 | Sintokogio Ltd | Data communication network system |
JPH0723017A (en) | 1993-06-30 | 1995-01-24 | Nec Corp | Monitoring system for electronic device |
JPH07250069A (en) | 1994-03-08 | 1995-09-26 | Nikon Corp | Controller provided with bi-directional serial communication function and adaptor for serial port |
US6532243B1 (en) * | 1996-02-02 | 2003-03-11 | Telefonaktiebolaget Lm Ericsson (Publ) | Virtual time loop |
US6885661B1 (en) * | 1998-12-30 | 2005-04-26 | Nortel Networks Limited | Private branch exchange built using an ATM Network |
US7230974B1 (en) * | 1999-05-18 | 2007-06-12 | Polytechnic University | Methods and apparatus for synchronizing and/or determining the location of nodes |
-
2005
- 2005-07-06 JP JP2006528949A patent/JP4594935B2/en not_active Expired - Fee Related
- 2005-07-06 US US11/631,220 patent/US7644208B2/en not_active Expired - Fee Related
- 2005-07-06 WO PCT/JP2005/012511 patent/WO2006004163A1/en active Application Filing
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4884269A (en) * | 1988-06-20 | 1989-11-28 | Hayes Microcomputer Products, Inc. | Method and apparatus for connecting ISDN devices over an analog telephone line |
JPH05308358A (en) | 1992-04-30 | 1993-11-19 | Sintokogio Ltd | Data communication network system |
JPH0723017A (en) | 1993-06-30 | 1995-01-24 | Nec Corp | Monitoring system for electronic device |
JPH07250069A (en) | 1994-03-08 | 1995-09-26 | Nikon Corp | Controller provided with bi-directional serial communication function and adaptor for serial port |
US6532243B1 (en) * | 1996-02-02 | 2003-03-11 | Telefonaktiebolaget Lm Ericsson (Publ) | Virtual time loop |
US6885661B1 (en) * | 1998-12-30 | 2005-04-26 | Nortel Networks Limited | Private branch exchange built using an ATM Network |
US7230974B1 (en) * | 1999-05-18 | 2007-06-12 | Polytechnic University | Methods and apparatus for synchronizing and/or determining the location of nodes |
Also Published As
Publication number | Publication date |
---|---|
WO2006004163A1 (en) | 2006-01-12 |
JPWO2006004163A1 (en) | 2008-04-24 |
JP4594935B2 (en) | 2010-12-08 |
US20080294812A1 (en) | 2008-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7308524B2 (en) | Memory chain | |
US7093061B2 (en) | FIFO module, deskew circuit and rate matching circuit having the same | |
US20080147897A1 (en) | Memory controller including a dual-mode memory interconnect | |
US7269754B2 (en) | Method and apparatus for flexible and programmable clock crossing control with dynamic compensation | |
JPH0218658A (en) | Data processor | |
US20080281996A1 (en) | Latency Insensitive FIFO Signaling Protocol | |
US6813275B1 (en) | Method and apparatus for preventing underflow and overflow across an asynchronous channel | |
US11762017B2 (en) | Performing scan data transfer inside multi-die package with SERDES functionality | |
US8510485B2 (en) | Low power digital interface | |
US7644208B2 (en) | Serial transmission system with a return signal generator from the farthest terminal to synchronize return signals/data from the farthest terminal with any specified intervening terminals | |
US7454543B2 (en) | Early high speed serializer-deserializer (HSS)internal receive (Rx) interface for data sampling clock signals on parallel bus | |
US6510477B2 (en) | Bus system | |
US8806066B2 (en) | Method for input output expansion in an embedded system utilizing controlled transitions of first and second signals | |
US9692672B2 (en) | Communication system, and corresponding integrated circuit and method | |
JPS581453B2 (en) | Data transfer control system | |
KR100921003B1 (en) | The device for transmitting signals and the method for transmitting signals | |
US5299200A (en) | Adaptive interface that automatically adjusts for timing skews caused by signal delays | |
KR100807459B1 (en) | Multiple data rate bus using return clock | |
GB2234372A (en) | Mass memory device | |
US7269681B1 (en) | Arrangement for receiving and transmitting PCI-X data according to selected data modes | |
KR100665918B1 (en) | Line interface apparatus for burn-in test system | |
TW202403740A (en) | Data transmission apparatus and method having clock gating mechanism | |
US20070104302A1 (en) | Method and apparatus for reducing synchronizer shadow | |
US20070073933A1 (en) | Asynchronous interface with vectored interface controls | |
JPH1139256A (en) | Communication controller, communication control method and recording medium storing program capable of being read out by computer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANTEST CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHIMOYAMA, SATOSHI;REEL/FRAME:018751/0229 Effective date: 20061122 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.) |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.) |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20180105 |