[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US6996669B1 - Cluster-based cache memory allocation - Google Patents

Cluster-based cache memory allocation Download PDF

Info

Publication number
US6996669B1
US6996669B1 US10/628,144 US62814403A US6996669B1 US 6996669 B1 US6996669 B1 US 6996669B1 US 62814403 A US62814403 A US 62814403A US 6996669 B1 US6996669 B1 US 6996669B1
Authority
US
United States
Prior art keywords
segment
memory
cluster
cluster control
cache
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US10/628,144
Inventor
Quoc N. Dang
Tsun Y. Ng
Ralph H. Castro
Virgil V. Wilkins
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Western Digital Technologies Inc
Original Assignee
Western Digital Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Digital Technologies Inc filed Critical Western Digital Technologies Inc
Priority to US10/628,144 priority Critical patent/US6996669B1/en
Assigned to GENERAL ELECTRIC CAPITAL CORPORATION, AS AGENT reassignment GENERAL ELECTRIC CAPITAL CORPORATION, AS AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WESTERN DIGITAL (FREMONT), INC., WESTERN DIGITAL TECHNOLOGIES, INC.
Application granted granted Critical
Publication of US6996669B1 publication Critical patent/US6996669B1/en
Assigned to WESTERN DIGITAL TECHNOLOGIES, INC., WESTERN DIGITAL (FREMONT), INC. reassignment WESTERN DIGITAL TECHNOLOGIES, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: GENERAL ELECTRIC CAPITAL CORPORATION, AS AGENT
Assigned to JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT reassignment JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: WESTERN DIGITAL TECHNOLOGIES, INC.
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: WESTERN DIGITAL TECHNOLOGIES, INC.
Assigned to JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT reassignment JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: WESTERN DIGITAL TECHNOLOGIES, INC.
Assigned to WESTERN DIGITAL TECHNOLOGIES, INC. reassignment WESTERN DIGITAL TECHNOLOGIES, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Adjusted expiration legal-status Critical
Assigned to WESTERN DIGITAL TECHNOLOGIES, INC. reassignment WESTERN DIGITAL TECHNOLOGIES, INC. RELEASE OF SECURITY INTEREST AT REEL 038744 FRAME 0481 Assignors: JPMORGAN CHASE BANK, N.A.
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G06F12/0873Mapping of cache memory to specific storage devices or parts thereof
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/31Providing disk cache in a specific location of a storage system
    • G06F2212/312In storage controller
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/31Providing disk cache in a specific location of a storage system
    • G06F2212/313In storage device

Definitions

  • the present invention relates to disk drive performance features, and more particularly to a disk drive having a cache control system for improving the disk drive's response time to host commands.
  • a host computer stores and accesses data on a disk drive by issuing commands to the disk drive over a standardized interface.
  • the smallest indivisible data unit addressable on a disk is a logical block or disk sector, typically of 512 bytes, and each such disk sector is assigned a logical block address (LBA).
  • LBA logical block address
  • the host computer sends a command to the disk drive, the nature of the command is specified, e.g., read or write, along with a start LBA and a count specifying the number of contiguous sectors to be transferred.
  • Existing disk drives typically have a semiconductor cache memory for temporarily storing disk data that is likely to be requested by a host computer.
  • the response time latency for storing and accessing data in a semiconductor memory is much smaller than the response time latency for mechanically storing and accessing data stored on a rotating disk.
  • disk data is generally cached in contiguous fixed length memory segments. The memory segments may be inefficiently configured to order to accommodate host commands having a long LBA range thereby wasting valuable data storage space in the cache memory if such commands occur infrequently.
  • the invention may be embodied in a disk drive, and related method, for servicing host disk commands using a cache memory having a plurality of sequentially-ordered memory clusters for caching disk data of disk sectors identified by logical block addresses.
  • the disk drive includes a cache control system having a plurality of cluster control blocks and a tag memory usable only for providing a plurality of tag records.
  • Each cluster control block has a cluster segment record for associating the cluster control block with a particular memory cluster and for forming variable length segments of the memory clusters without regard to the sequential order of the memory clusters.
  • Each tag record assigns a segment to a contiguous range of logical block addresses and defines the cluster control blocks forming the segment.
  • Each segment of the memory clusters is for caching disk data of the assigned contiguous range of logical block addresses.
  • the cluster segment record of each cluster control block associated with a segment may include a pointer to a subsequent cluster control block or to indicate an end cluster control block of the segment.
  • Each tag record may define a length for the assigned segment by pointing to a first cluster control block and by pointing to a last cluster control block for the segment or by indicating a count of cluster control blocks for the segment.
  • the memory clusters may be uniformly sized.
  • the disk drive may further include a free list for identifying cluster control blocks not associated with a tag memory record and forming a segment of the identified cluster control blocks.
  • Each tag record for an assigned segment may point to a first cluster control block, a last cluster control block, and indicate a count of sectors for the segment.
  • a length of an original assigned segment may be increased by removing a segment of cluster control blocks from the free list segment, changing the original segment's last cluster control block to point to a first cluster control block of the removed segment, and changing the tag record to point to the last cluster control block of the removed segment.
  • the disk drive also may include a microprocessor that de-allocates an existing assigned segment and assigns the segment's associated cluster control blocks to the free list if a sufficient number of cluster control blocks are not available on the free list to enable caching of a range of logical block addresses requested by a host command.
  • FIG. 1 is a block diagram of a disk drive having a cache control system with cluster control blocks (CCBs) for forming variable-length memory segments using memory clusters without regard to the sequential order of the memory clusters, according to the present invention.
  • CBs cluster control blocks
  • FIG. 2 is a block diagram showing the cache control system of FIG. 1 , with a tag memory having tag records and a CCB memory having the CCBs, according to the present invention.
  • FIG. 3 is a block diagram showing the relationship between the CCBs and the memory clusters.
  • FIG. 4 is a data structure for a CCB for forming memory segments.
  • FIG. 5 is a block diagram of a free list for forming a segment of CCBs not assigned to a tag record.
  • FIG. 6 is a block diagram showing a table of tag records in a tag memory of the cache control system of FIG. 1 , for defining the CCBs forming a segment of memory clusters.
  • FIG. 7 is a data structure for a tag record in the table of tag records of FIG. 5 , for forming memory segments using the CCBs.
  • FIG. 8 is a flow chart showing a method for allocating CCBs to form variable length memory segments without regard to the sequential order of the memory clusters in the segments.
  • a disk drive 10 comprises a cache memory 14 having a plurality of sequentially-ordered memory clusters 46 for caching disk data stored in sectors (not shown) on disks of a disk assembly 38 .
  • the disk sectors are identified by logical block addresses (LBAs).
  • a cache control system 12 of the disk drive 10 comprises a cluster control block memory, having plurality of cluster control blocks (CCBs) 34 , and a tag memory 22 , having a plurality of tag records 40 , that are embedded within the cache control system 12 .
  • Each CCB 34 includes a cluster segment record with an entry 90 ( FIG.
  • Each tag record 40 assigns a segment to a continuous range of LBAs and defines the CCBs 34 forming the segment.
  • Each segment of the memory clusters 46 is for caching data from a contiguous range of the logical block addresses.
  • the cache control system 12 efficiently exploits available memory clusters 46 for responding to host commands.
  • the disk drive 10 further includes a microprocessor 16 , and a host interface 18 .
  • the host interface 18 receives host commands from a host 20 , such as a personal computer, and transfers disk data between the disk drive 10 and the host 20 .
  • the host commands identify the disk data using a start logical block address (LBA) and a count specifying the number of contiguous sectors to be transferred.
  • LBA start logical block address
  • the cache memory 14 caches the disk data under the direction of the cache control system 12 and the microprocessor 16 .
  • the microprocessor 16 operates under firmware control and manages the operation of the disk drive 10 and assists hardware elements under specific conditions.
  • the cache memory 14 is random access memory, typically 2 megabytes (MB). Generally, the larger the cache memory 14 , the better the performance of the disk drive 10 in responding to host commands.
  • the disk drive 10 also includes a disk channel 36 and the aforementioned disk assembly 38 .
  • the disk assembly 38 includes a disk platter that is organized into the disk sectors, typically of 512 bytes plus redundancy bytes for error correction, which are individually addressable using a logical block address (LBA).
  • LBA logical block address
  • the disk channel 36 performs conventional encoding and decoding of data written to and read from the disk.
  • the cache control system 12 is shown in more detail in FIG. 2 .
  • the cache control system 12 includes the aforementioned tag (random access) memory (RAM) 22 and the aforementioned CCB memory or RAM 24 .
  • the tag memory 22 is a static random access memory (SRAM) structure which is preferably embedded in an integrated controller chip having a table of the aforementioned tag or segment records 40 .
  • the CCB memory is also preferably an embedded SRAM.
  • the embedded tag memory 22 and CCB memory 24 thus provides higher performance and lower cost versus firmware based cache control schemes which use a general-purpose external RAM.
  • internal hardware engines may access the tag and CCB records independently from microprocessor 16 , the cache control system 12 enables higher performance by off-loading microprocessor 16 and providing hardware-based processing as detailed below.
  • the cache memory 14 is divided into 512 byte blocks or sectors 48 .
  • Each cache sector 48 is for storing disk data of a 512 byte disk sector. Note that if the number of bytes in a disk sector is defined to have, for example, 1024 bytes, then the number of bytes in a cache sector is similarly defined to have 1024 bytes.
  • the cache sectors 48 are bunched into the aforementioned consecutively numbered groups or clusters 46 .
  • Each cluster 46 has a particular cluster number.
  • each cluster 46 has 16 cache sectors 48 , although the number of sectors 48 in each cluster 46 may be selected based on the size of the cache memory 14 , the size of the CCB SRAM 24 , and the operational characteristics of the host 20 .
  • the CCB memory 24 is initialized by the microprocessor by forming records or entries for the CCBs 34 , shown in FIG. 4 .
  • Each CCB record indicates a cluster number 90 and includes a next CCB pointer 62 .
  • Other CCB record entries are included for indicating the number of valid sectors 92 and a skip count 94 to the first valid sector 48 in the CCB, and for pointing to a next sector to be piped 96 and a remaining count 98 of sectors 48 to be piped, for data transfer operations.
  • the cache control system 12 also includes a free list 64 shown in FIG. 5 .
  • the free list 64 tracks any CCBs 34 not assigned to a tag record 40 .
  • the CCB memory 24 is initialized by the microprocessor 16 with all of the CCBs 34 being initially assigned to the free list 64 .
  • the free list 64 includes entries for a CCB count 84 , a first CCB number 86 and a last CCB member 88 .
  • the count entry 84 indicates the number of CCBs 34 on the free list 64 available for assignment to tag records 40 .
  • the first CCB entry 86 points to the first CCB 34 on the free list 64 .
  • the last CCB entry 88 points to the last CCB 34 on the free list 64 .
  • Each CCB 34 points to the next CCB 34 in the free list 64 for forming a free list segment 82 .
  • the CCBs 34 in the free list segment 82 are configured in consecutive order, but the order of the CCBs in the free list 64 may be scattered after numerous CCB 34 assignments to and returns from to the varying length segments defined by the tag records 40 . All CCBs 34 are assigned to either a tag record 40 or to the free list 64 .
  • the free list's first CCB 86 entry points to the CCB number 45 .
  • the CCB number 45 points to the CCB number 6 .
  • the free list segment 82 continues until the last CCB number 95 .
  • the CCB number 95 has a null value in its next CCB pointer 62 .
  • the free list's last CCB entry 88 points to the CCB number 95 .
  • the length of a memory segment formed by the CCB's 34 may be increased by removing CCB's 34 from the free list segment 82 , changing the last CCB entry 88 to point to the new last CCB, updating the count entry 84 by subtracting the number of CCBs removed from the free list segment 82 , and changing the next segment pointer 62 of the new last CCB to the null value.
  • the cache control system 12 also includes a scan engine 26 and a host writable control store (HWCS) 28 .
  • the scan engine 26 is coupled to the host interface 18 and receives host commands and scans the tag memory 22 for the LBA ranges associated with a host command.
  • the scan engine 26 places the scan results in a results register 30 or, if servicing the host command further requires intervention by the microprocessor 16 , the HWCS 28 places the command in a command queue 32 .
  • the command queue 32 has a read miss queue and a write command first-in first-out (FIFO) queue.
  • FIFO write command first-in first-out
  • the CCB memory 24 may be updated by the microprocessor 16 and by the HWCS 28 . If a tag record 40 may be allocated for responding to a host command, then the HWCS 28 manages the response to the host command, otherwise the microprocessor 16 may assist with the response. Thus, the HWCS 28 off-loads cache tasks from the microprocessor 16 enabling response to host commands for data without microprocessor intervention.
  • the tag memory 22 is described in more detail with reference to FIGS. 6 and 7 .
  • the tag memory 22 has the plurality of tag records 40 that define segments, 42 and 44 , of memory clusters 46 within the cache memory 14 .
  • the tag memory 22 may have 32 or 64 records dedicated to defining variable length segments.
  • Other tag memory records (not shown) may be dedicated to single block transfers for caching small data elements stored within one memory cluster 46 that are repeatedly accessed by the host 20 .
  • the tag memory 22 defines the segments of the cache memory clusters 46 using the CCBs 34 .
  • Each tag record 40 has entries or fields ( 50 , 52 , 54 , 56 , 58 and 60 ), respectively for indicating the first disk LBA assigned to the corresponding segment, the number of valid sectors in the segment, the number of sectors allocated to the segment, the first segment CCB, the last segment CCB, and state and control flags for the segment.
  • a tag record 40 defines a segment by recording the segment's first CCB in the first CCB entry 56 .
  • the first CCB 34 has a pointer 62 to the next or second CCB in the segment.
  • the second CCB likewise has a pointer 62 to the next CCB until the last CCB in the segment.
  • the last CCB has an indicator such as a null value that indicates the end of the segment.
  • the first segment 42 is defined by the tag record number 1 to have a length of three clusters 46 .
  • the second segment 44 is defined by the tag record number 29 to have a length of two clusters 46 .
  • the last CCB in each segment, 42 and 44 has a null value in the next CCB pointer 62 .
  • the tag memory 22 is described in more detail in the above-referenced U.S. Pat. No. 6,553,457 titled TAG MEMORY DISK CACHE ARCHITECTURE.
  • the length of a segment defined by a tag record 40 may be extended by changing the last CCB 34 of the segment to point to a next CCB added from the free list 64 and by updating the last segment CCB entry 58 in the tag record 40 .
  • the microprocessor 16 may set a threshold count for the CCBs 34 on the free list 64 . If the free list count entry 84 falls below the threshold, the microprocessor 16 may de-allocate tag records 40 thus freeing up CCBs 34 to avoid an insufficient CCB error.
  • the tag record pointer entries, 56 and 58 in conjunction with the CCB pointers 62 , allow definition of variable length segments without regard to the logical or numerical order of the clusters 46 in the cache memory 14 . Accordingly, the tag memory 22 and the CCB memory 24 provide a flexible and powerful disk cache technique for efficiently responding to host commands.
  • the cache control system 12 also includes a most-recently-used/least-recently-used (MRU/LRU) engine 66 .
  • MRU/LRU most-recently-used/least-recently-used
  • the MRU/LRU engine 66 keeps track of the usage of the cached data associated with each tag record 40 in the tag memory and is described in detail in the above-reference U.S. application Ser. No. 09/552,402, titled CACHE CONTROL SYSTEM AND METHOD HAVING HARDWARE-BASED TAG RECORD ALLOCATION.
  • the invention also may be embodied in a method for caching disk data of disk sectors identified by logical block addresses using a cache memory 14 having a plurality of sequentially-ordered memory clusters 46 .
  • a plurality of cluster control blocks 34 are provided (step 172 ) for forming memory cluster segments.
  • Each cluster control block 34 has a cluster segment record 90 for associating the cluster control block 34 with a particular memory cluster 46 and for forming variable length segments of the memory clusters 46 without regard to the sequential order of the memory clusters 46 .
  • a segment is assigned to a contiguous range of logical block addresses (step 174 ).
  • the cluster control blocks 34 forming the segment are defined (step 176 ).
  • Each segment of the memory clusters is for caching disk data of the assigned contiguous range of logical block addresses.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

The present invention relates to a disk drive including a cache memory having a plurality of sequentially-ordered memory clusters for caching disk data stored in sectors (not shown) on disks of a disk assembly. The disk sectors are identified by logical block addresses (LBAs). A cache control system of the disk drive comprises a cluster control block memory, having a plurality of cluster control blocks (CCB), and a tag memory 22, having a plurality of tag records, that are embedded within the cache control system. Each CCB includes a cluster segment record with an entry for associating the CCB with a particular memory cluster and for forming variable length segments of the memory clusters without regard to the sequential order of the memory clusters. Each tag record assigns a segment to a continuous range of LBAs and defines the CCBs forming the segment. Each segment of the memory clusters is for caching data from a contiguous range of the logical block addresses. The cache control system efficiently exploits available memory clusters for responding to host commands.

Description

This application is a continuation of application No. 09/552,407, filed Apr. 19, 2000, now Pat. No. 6,606,682, herein incorporated by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to disk drive performance features, and more particularly to a disk drive having a cache control system for improving the disk drive's response time to host commands.
2. Description of the Prior Art
A host computer stores and accesses data on a disk drive by issuing commands to the disk drive over a standardized interface. The smallest indivisible data unit addressable on a disk is a logical block or disk sector, typically of 512 bytes, and each such disk sector is assigned a logical block address (LBA). When the host computer sends a command to the disk drive, the nature of the command is specified, e.g., read or write, along with a start LBA and a count specifying the number of contiguous sectors to be transferred.
Existing disk drives typically have a semiconductor cache memory for temporarily storing disk data that is likely to be requested by a host computer. The response time latency for storing and accessing data in a semiconductor memory is much smaller than the response time latency for mechanically storing and accessing data stored on a rotating disk. In existing disk drives, disk data is generally cached in contiguous fixed length memory segments. The memory segments may be inefficiently configured to order to accommodate host commands having a long LBA range thereby wasting valuable data storage space in the cache memory if such commands occur infrequently.
Accordingly, there exists a need for a disk drive having a disk cache system for efficiently allocating and configuring memory segments for responding to host commands. The present invention satisfies these needs.
SUMMARY OF THE INVENTION
The invention may be embodied in a disk drive, and related method, for servicing host disk commands using a cache memory having a plurality of sequentially-ordered memory clusters for caching disk data of disk sectors identified by logical block addresses. The disk drive includes a cache control system having a plurality of cluster control blocks and a tag memory usable only for providing a plurality of tag records. Each cluster control block has a cluster segment record for associating the cluster control block with a particular memory cluster and for forming variable length segments of the memory clusters without regard to the sequential order of the memory clusters. Each tag record assigns a segment to a contiguous range of logical block addresses and defines the cluster control blocks forming the segment. Each segment of the memory clusters is for caching disk data of the assigned contiguous range of logical block addresses.
In more detailed features of the invention, the cluster segment record of each cluster control block associated with a segment may include a pointer to a subsequent cluster control block or to indicate an end cluster control block of the segment. Each tag record may define a length for the assigned segment by pointing to a first cluster control block and by pointing to a last cluster control block for the segment or by indicating a count of cluster control blocks for the segment. Also, the memory clusters may be uniformly sized.
In other more detailed features of the invention, the disk drive may further include a free list for identifying cluster control blocks not associated with a tag memory record and forming a segment of the identified cluster control blocks. Each tag record for an assigned segment may point to a first cluster control block, a last cluster control block, and indicate a count of sectors for the segment. A length of an original assigned segment may be increased by removing a segment of cluster control blocks from the free list segment, changing the original segment's last cluster control block to point to a first cluster control block of the removed segment, and changing the tag record to point to the last cluster control block of the removed segment. The disk drive also may include a microprocessor that de-allocates an existing assigned segment and assigns the segment's associated cluster control blocks to the free list if a sufficient number of cluster control blocks are not available on the free list to enable caching of a range of logical block addresses requested by a host command.
BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings illustrate embodiments of the present invention and, together with the description, serve to explain the principles of the invention.
FIG. 1 is a block diagram of a disk drive having a cache control system with cluster control blocks (CCBs) for forming variable-length memory segments using memory clusters without regard to the sequential order of the memory clusters, according to the present invention.
FIG. 2 is a block diagram showing the cache control system of FIG. 1, with a tag memory having tag records and a CCB memory having the CCBs, according to the present invention.
FIG. 3 is a block diagram showing the relationship between the CCBs and the memory clusters.
FIG. 4 is a data structure for a CCB for forming memory segments.
FIG. 5 is a block diagram of a free list for forming a segment of CCBs not assigned to a tag record.
FIG. 6 is a block diagram showing a table of tag records in a tag memory of the cache control system of FIG. 1, for defining the CCBs forming a segment of memory clusters.
FIG. 7 is a data structure for a tag record in the table of tag records of FIG. 5, for forming memory segments using the CCBs.
FIG. 8 is a flow chart showing a method for allocating CCBs to form variable length memory segments without regard to the sequential order of the memory clusters in the segments.
DETAILED DESCRIPTION
With reference to FIG. 1, a disk drive 10 comprises a cache memory 14 having a plurality of sequentially-ordered memory clusters 46 for caching disk data stored in sectors (not shown) on disks of a disk assembly 38. Conventionally the disk sectors are identified by logical block addresses (LBAs). A cache control system 12 of the disk drive 10 comprises a cluster control block memory, having plurality of cluster control blocks (CCBs) 34, and a tag memory 22, having a plurality of tag records 40, that are embedded within the cache control system 12. Each CCB 34 includes a cluster segment record with an entry 90 (FIG. 4) for associating the CCB 34 with a particular memory cluster 46 and for forming variable length segments of the memory clusters 46 without regard to the sequential order of the memory clusters 46. Each tag record 40 assigns a segment to a continuous range of LBAs and defines the CCBs 34 forming the segment. Each segment of the memory clusters 46 is for caching data from a contiguous range of the logical block addresses. The cache control system 12 efficiently exploits available memory clusters 46 for responding to host commands.
The disclosures of the following three U.S. Patent Applications are hereby incorporated by reference: application Ser. No. 09/552,404, filed Apr, 19, 2000, now U.S. Pat. No. 6,553,457, titled TAG MEMORY DISK CACHE ARCHITECTURE; application Ser. No. 09/552,399, filed Apr. 19, 2000, now U.S. Pat. No. 6,601,137, titled RANGE-BASED CACHE CONTROL SYSTEM AND METHOD; and application Ser. No. 09/552,402, filed Apr. 19, 2000, titled CACHE CONTROL SYSTEM AND METHOD HAVING HARDWARE-BASED TAG RECORD ALLOCATION.
With reference again to FIG. 1, the disk drive 10 further includes a microprocessor 16, and a host interface 18. The host interface 18 receives host commands from a host 20, such as a personal computer, and transfers disk data between the disk drive 10 and the host 20. The host commands identify the disk data using a start logical block address (LBA) and a count specifying the number of contiguous sectors to be transferred. The cache memory 14 caches the disk data under the direction of the cache control system 12 and the microprocessor 16. The microprocessor 16 operates under firmware control and manages the operation of the disk drive 10 and assists hardware elements under specific conditions. The cache memory 14 is random access memory, typically 2 megabytes (MB). Generally, the larger the cache memory 14, the better the performance of the disk drive 10 in responding to host commands.
The disk drive 10 also includes a disk channel 36 and the aforementioned disk assembly 38. The disk assembly 38 includes a disk platter that is organized into the disk sectors, typically of 512 bytes plus redundancy bytes for error correction, which are individually addressable using a logical block address (LBA). The disk channel 36 performs conventional encoding and decoding of data written to and read from the disk.
The cache control system 12 is shown in more detail in FIG. 2. The cache control system 12 includes the aforementioned tag (random access) memory (RAM) 22 and the aforementioned CCB memory or RAM 24. The tag memory 22 is a static random access memory (SRAM) structure which is preferably embedded in an integrated controller chip having a table of the aforementioned tag or segment records 40. The CCB memory is also preferably an embedded SRAM. The embedded tag memory 22 and CCB memory 24 thus provides higher performance and lower cost versus firmware based cache control schemes which use a general-purpose external RAM. In particular, since internal hardware engines, as described further below, may access the tag and CCB records independently from microprocessor 16, the cache control system 12 enables higher performance by off-loading microprocessor 16 and providing hardware-based processing as detailed below.
As shown in FIG. 3, the cache memory 14 is divided into 512 byte blocks or sectors 48. Each cache sector 48 is for storing disk data of a 512 byte disk sector. Note that if the number of bytes in a disk sector is defined to have, for example, 1024 bytes, then the number of bytes in a cache sector is similarly defined to have 1024 bytes. The cache sectors 48 are bunched into the aforementioned consecutively numbered groups or clusters 46. Each cluster 46 has a particular cluster number. Preferably, each cluster 46 has 16 cache sectors 48, although the number of sectors 48 in each cluster 46 may be selected based on the size of the cache memory 14, the size of the CCB SRAM 24, and the operational characteristics of the host 20. The CCB memory 24 is initialized by the microprocessor by forming records or entries for the CCBs 34, shown in FIG. 4. Each CCB record indicates a cluster number 90 and includes a next CCB pointer 62. Other CCB record entries are included for indicating the number of valid sectors 92 and a skip count 94 to the first valid sector 48 in the CCB, and for pointing to a next sector to be piped 96 and a remaining count 98 of sectors 48 to be piped, for data transfer operations.
The cache control system 12 also includes a free list 64 shown in FIG. 5. The free list 64 tracks any CCBs 34 not assigned to a tag record 40. The CCB memory 24 is initialized by the microprocessor 16 with all of the CCBs 34 being initially assigned to the free list 64. The free list 64 includes entries for a CCB count 84, a first CCB number 86 and a last CCB member 88. The count entry 84 indicates the number of CCBs 34 on the free list 64 available for assignment to tag records 40. The first CCB entry 86 points to the first CCB 34 on the free list 64. The last CCB entry 88 points to the last CCB 34 on the free list 64. Each CCB 34 points to the next CCB 34 in the free list 64 for forming a free list segment 82. At initialization, the CCBs 34 in the free list segment 82 are configured in consecutive order, but the order of the CCBs in the free list 64 may be scattered after numerous CCB 34 assignments to and returns from to the varying length segments defined by the tag records 40. All CCBs 34 are assigned to either a tag record 40 or to the free list 64.
In the exemplary free list segment 82 shown in FIG. 5, the free list's first CCB 86 entry points to the CCB number 45. The CCB number 45 points to the CCB number 6. The free list segment 82 continues until the last CCB number 95. The CCB number 95 has a null value in its next CCB pointer 62. The free list's last CCB entry 88 points to the CCB number 95. The length of a memory segment formed by the CCB's 34 may be increased by removing CCB's 34 from the free list segment 82, changing the last CCB entry 88 to point to the new last CCB, updating the count entry 84 by subtracting the number of CCBs removed from the free list segment 82, and changing the next segment pointer 62 of the new last CCB to the null value.
The cache control system 12 also includes a scan engine 26 and a host writable control store (HWCS) 28. The scan engine 26 is coupled to the host interface 18 and receives host commands and scans the tag memory 22 for the LBA ranges associated with a host command. The scan engine 26 places the scan results in a results register 30 or, if servicing the host command further requires intervention by the microprocessor 16, the HWCS 28 places the command in a command queue 32. The command queue 32 has a read miss queue and a write command first-in first-out (FIFO) queue. The scan engine 26 is described in more detail in the above-referenced U.S. Pat. No. 6,601,137, titled RANGE-BASED CACHE CONTROL SYSTEM AND METHOD. The CCB memory 24 may be updated by the microprocessor 16 and by the HWCS 28. If a tag record 40 may be allocated for responding to a host command, then the HWCS 28 manages the response to the host command, otherwise the microprocessor 16 may assist with the response. Thus, the HWCS 28 off-loads cache tasks from the microprocessor 16 enabling response to host commands for data without microprocessor intervention.
The tag memory 22 is described in more detail with reference to FIGS. 6 and 7. The tag memory 22 has the plurality of tag records 40 that define segments, 42 and 44, of memory clusters 46 within the cache memory 14. Typically, the tag memory 22 may have 32 or 64 records dedicated to defining variable length segments. Other tag memory records (not shown) may be dedicated to single block transfers for caching small data elements stored within one memory cluster 46 that are repeatedly accessed by the host 20.
The tag memory 22 defines the segments of the cache memory clusters 46 using the CCBs 34. Each tag record 40 has entries or fields (50, 52, 54, 56, 58 and 60), respectively for indicating the first disk LBA assigned to the corresponding segment, the number of valid sectors in the segment, the number of sectors allocated to the segment, the first segment CCB, the last segment CCB, and state and control flags for the segment. A tag record 40 defines a segment by recording the segment's first CCB in the first CCB entry 56. The first CCB 34 has a pointer 62 to the next or second CCB in the segment. The second CCB likewise has a pointer 62 to the next CCB until the last CCB in the segment. The last CCB has an indicator such as a null value that indicates the end of the segment.
Two short exemplary segments, 42 and 44, are shown in FIG. 3. The first segment 42 is defined by the tag record number 1 to have a length of three clusters 46. The second segment 44 is defined by the tag record number 29 to have a length of two clusters 46. The last CCB in each segment, 42 and 44, has a null value in the next CCB pointer 62. The tag memory 22 is described in more detail in the above-referenced U.S. Pat. No. 6,553,457 titled TAG MEMORY DISK CACHE ARCHITECTURE.
The length of a segment defined by a tag record 40 may be extended by changing the last CCB 34 of the segment to point to a next CCB added from the free list 64 and by updating the last segment CCB entry 58 in the tag record 40. The microprocessor 16 may set a threshold count for the CCBs 34 on the free list 64. If the free list count entry 84 falls below the threshold, the microprocessor 16 may de-allocate tag records 40 thus freeing up CCBs 34 to avoid an insufficient CCB error.
The tag record pointer entries, 56 and 58, in conjunction with the CCB pointers 62, allow definition of variable length segments without regard to the logical or numerical order of the clusters 46 in the cache memory 14. Accordingly, the tag memory 22 and the CCB memory 24 provide a flexible and powerful disk cache technique for efficiently responding to host commands.
The cache control system 12 also includes a most-recently-used/least-recently-used (MRU/LRU) engine 66. The MRU/LRU engine 66 keeps track of the usage of the cached data associated with each tag record 40 in the tag memory and is described in detail in the above-reference U.S. application Ser. No. 09/552,402, titled CACHE CONTROL SYSTEM AND METHOD HAVING HARDWARE-BASED TAG RECORD ALLOCATION.
As shown in FIG. 8, the invention also may be embodied in a method for caching disk data of disk sectors identified by logical block addresses using a cache memory 14 having a plurality of sequentially-ordered memory clusters 46. A plurality of cluster control blocks 34 are provided (step 172) for forming memory cluster segments. Each cluster control block 34 has a cluster segment record 90 for associating the cluster control block 34 with a particular memory cluster 46 and for forming variable length segments of the memory clusters 46 without regard to the sequential order of the memory clusters 46. A segment is assigned to a contiguous range of logical block addresses (step 174). The cluster control blocks 34 forming the segment are defined (step 176). Each segment of the memory clusters is for caching disk data of the assigned contiguous range of logical block addresses.

Claims (14)

1. A disk drive, comprising:
a cache memory having a plurality of sequentially-ordered memory clusters for caching disk data of disk sectors identified by logical block addresses; and
a cache control system having
a plurality of cluster control blocks, each cluster control block having a cluster segment record for associating the cluster control block with a particular memory cluster and for forming variable length segments of the memory clusters without regard to the sequential order of the memory clusters;
a tag memory having a plurality of tag records, each tag record for assigning a segment to a contiguous range of logical block addresses and for defining the cluster control blocks forming the segment, and each segment of the memory clusters for caching disk data of the assigned contiguous range of logical block addresses.
2. A disk drive as defined in claim 1, wherein the cluster segment record of each cluster control block associated with a segment includes a pointer to a subsequent cluster control block or to indicate an end cluster control block of the segment.
3. A disk drive as defined in claim 1, further comprising a microprocessor that de-allocates an existing assigned segment and assigns the segment's associated cluster control blocks to a free list if a sufficient number of cluster control blocks are not available on the free list to enable caching of a range of logical block addresses requested by a host command.
4. A disk drive as defined in claim 1, wherein the memory clusters are uniformly sized.
5. A disk drive as defined in claim 1, wherein the cache memory is separate from the tag memory of the cache control system.
6. A cache control system for caching disk data of disk sectors identified by logical block addresses using a cache memory having a plurality of sequentially-ordered memory clusters, comprising:
a plurality of cluster control blocks, each cluster control block having a cluster segment record for associating the cluster control block with a particular memory cluster and for forming variable length segments of the memory clusters without regard to the sequential order of the memory clusters; and
a tag memory having a plurality of tag records, each tag record for assigning a segment to a contiguous range of logical block addresses and for defining the cluster control blocks forming the segment, and each segment of the memory clusters for caching disk data of the assigned contiguous range of logical block addresses.
7. A cache control system as defined in claim 6, wherein the cluster segment record of each cluster control block associated with a segment includes a pointer to a subsequent cluster control block or to indicate an end cluster control block of the segment.
8. A cache control system as defined in claim 6, further comprising a microprocessor that de-allocates an existing assigned segment and assigns the segment's associated cluster control blocks to a free list if a sufficient number of cluster control blocks are not available on the free list to enable caching of a range of logical block addresses requested by a host command.
9. A cache control system as defined in claim 6, wherein the memory clusters are uniformly sized.
10. A cache control system as defined in claim 6, wherein the tag memory is separate from the cache memory.
11. A method for caching disk data of disk sectors identified by logical block addresses using a cache memory having a plurality of sequentially-ordered memory clusters, and using a plurality of cluster control blocks, each cluster control block having a cluster segment record, the method comprising:
associating a cluster control block with a particular memory cluster using the respective cluster segment record, wherein the cluster segment record is also for forming a variable length segment of memory clusters without regard to the sequential order of the memory clusters;
forming a segment of memory clusters and assigning the segment to a contiguous range of logical block addresses; and
caching disk data of the assigned contiguous range of logical block addresses in the memory clusters of the assigned segment.
12. A method for caching disk data as defined in claim 11, wherein the cluster segment record of each cluster control block of a segment includes a pointer to a subsequent cluster control block or to indicate an end cluster control block of the segment.
13. A method for caching disk data as defined in claim 11, further comprising de-allocating an existing assigned segment and assigning the segment's associated cluster control blocks to a free list if a sufficient number of cluster control blocks are not available on the free list to enable caching of a range of logical block addresses requested by a host command.
14. A method for caching disk data as defined in claim 11, wherein the memory clusters are uniformly sized.
US10/628,144 2000-04-19 2003-07-28 Cluster-based cache memory allocation Expired - Fee Related US6996669B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/628,144 US6996669B1 (en) 2000-04-19 2003-07-28 Cluster-based cache memory allocation

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/552,407 US6606682B1 (en) 2000-04-19 2000-04-19 Cluster-based cache memory allocation
US10/628,144 US6996669B1 (en) 2000-04-19 2003-07-28 Cluster-based cache memory allocation

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/552,407 Continuation US6606682B1 (en) 2000-04-19 2000-04-19 Cluster-based cache memory allocation

Publications (1)

Publication Number Publication Date
US6996669B1 true US6996669B1 (en) 2006-02-07

Family

ID=27663441

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/552,407 Expired - Fee Related US6606682B1 (en) 2000-04-19 2000-04-19 Cluster-based cache memory allocation
US10/628,144 Expired - Fee Related US6996669B1 (en) 2000-04-19 2003-07-28 Cluster-based cache memory allocation

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/552,407 Expired - Fee Related US6606682B1 (en) 2000-04-19 2000-04-19 Cluster-based cache memory allocation

Country Status (1)

Country Link
US (2) US6606682B1 (en)

Cited By (124)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8879188B1 (en) 2010-08-23 2014-11-04 Western Digital Technologies, Inc. Disk drive employing fly height calibration tracks to account for magnetic entropy and thermal decay
US8891193B1 (en) 2013-05-09 2014-11-18 Western Digital Technologies, Inc. Disk drive calibrating threshold and gain of touchdown sensor
US8891341B1 (en) 2013-03-11 2014-11-18 Western Digital Technologies, Inc. Energy assisted magnetic recording disk drive using modulated laser light
US8898423B1 (en) 2012-01-31 2014-11-25 Western Digital Technologies, Inc. High performance caching architecture for data storage systems
US8902527B1 (en) 2010-03-22 2014-12-02 Western Digital Technologies, Inc. Systems and methods for improving sequential data rate performance using sorted data zones
US8902529B1 (en) 2012-11-20 2014-12-02 Western Digital Technologies, Inc. Dual frequency crystal oscillator
US8908311B1 (en) 2014-01-27 2014-12-09 Western Digital Technologies, Inc. Data storage device writing a multi-sector codeword in segments over multiple disk revolutions
US8909889B1 (en) 2011-10-10 2014-12-09 Western Digital Technologies, Inc. Method and apparatus for servicing host commands by a disk drive
US8914625B1 (en) 2009-07-31 2014-12-16 Western Digital Technologies, Inc. Automatically configuring a web browser file when booting an operating system from a data storage device
US8922939B1 (en) 2013-04-02 2014-12-30 Western Digital Technologies, Inc. Disk drive generating feed-forward fly height control based on temperature sensitive fly height sensor
US8937782B1 (en) 2012-05-07 2015-01-20 Western Digital Technologies, Inc. Hard disk drive assembly including a NVSM to store configuration data for controlling disk drive operations
US8941941B1 (en) 2013-02-28 2015-01-27 Western Digital Technologies, Inc. Disk drive calibrating touchdown sensor
US8947812B1 (en) 2014-03-27 2015-02-03 Western Digital Technologies, Inc. Data storage device comprising equalizer filter and inter-track interference filter
US8949521B1 (en) 2013-04-10 2015-02-03 Western Digital Technologies, Inc. Actuator prepositioning for disk drive
US8953269B1 (en) 2014-07-18 2015-02-10 Western Digital Technologies, Inc. Management of data objects in a data object zone
US8954664B1 (en) 2010-10-01 2015-02-10 Western Digital Technologies, Inc. Writing metadata files on a disk
US8953277B1 (en) 2014-06-16 2015-02-10 Western Digital Technologies, Inc. Data storage device writing tracks on a disk with equal spacing
US8958167B1 (en) 2013-12-23 2015-02-17 Western Digital Technologies, Inc. Detection of disk surface irregularities in data storage devices
US8959281B1 (en) 2012-11-09 2015-02-17 Western Digital Technologies, Inc. Data management for a storage device
US8970978B1 (en) 2012-10-22 2015-03-03 Western Digital Technologies, Inc. Disk drive detecting head touchdown by applying DC+AC control signal to fly height actuator
US8976633B1 (en) 2014-04-15 2015-03-10 Western Digital Technologies, Inc. Data storage device calibrating fly height actuator based on laser power for heat assisted magnetic recording
US8988809B1 (en) 2014-02-18 2015-03-24 Western Digital (Fremont), Llc Disk recording device for writing a radially coherent reference band by measuring relative timing offsets of reference bursts
US8988810B1 (en) 2014-04-16 2015-03-24 Western Digital Technologies, Inc. Track measurement for data storage device
US8990493B1 (en) 2011-06-30 2015-03-24 Western Digital Technologies, Inc. Method and apparatus for performing force unit access writes on a disk
US8996839B1 (en) 2012-01-23 2015-03-31 Western Digital Technologies, Inc. Data storage device aligning partition to boundary of sector when partition offset correlates with offset of write commands
US9001453B1 (en) 2014-07-18 2015-04-07 Western Digital Technologies, Inc. Data storage device calibrating fly height actuator based on read mode touchdown resistance of touchdown sensor
US9009358B1 (en) 2008-09-23 2015-04-14 Western Digital Technologies, Inc. Configuring a data storage device with a parameter file interlocked with configuration code
US9013818B1 (en) 2013-12-06 2015-04-21 Western Digital Technologies, Inc. Disk drive measuring reader/writer gap by measuring fractional clock cycle over disk radius
US9013821B1 (en) 2014-06-10 2015-04-21 Western Digital Technologies, Inc. Data storage device employing one-dimensional and two-dimensional channels
US9021410B1 (en) 2013-12-10 2015-04-28 Western Technologies, Inc. Electronic system with multi-cycle simulation coverage mechanism and method of operation thereof
US9025421B1 (en) 2014-10-08 2015-05-05 Western Digital Technologies, Inc. Data storage device adjusting laser input power to compensate for temperature variations
US9025267B1 (en) 2014-06-09 2015-05-05 Western Digital Technologies, Inc. Data storage device using branch metric from adjacent track to compensate for inter-track interference
US9025270B1 (en) 2013-09-17 2015-05-05 Western Digital Technologies, Inc. Electronic system with current conservation mechanism and method of operation thereof
US9047917B1 (en) 2013-11-26 2015-06-02 Western Digital Technologies, Inc. Disk drive slider with sense amplifier for coupling to a preamp through a supply/bias line and a read signal line
US9049471B2 (en) 2001-10-17 2015-06-02 Keen Personal Media, Inc. Personal video recorder for inserting a stored advertisement into a displayed broadcast stream
US9053730B1 (en) 2012-05-11 2015-06-09 Western Digital Technologies, Inc. Disk drive comprising extended range head proximity sensor
US9053749B1 (en) 2013-03-15 2015-06-09 Western Digital Technologies, Inc. Disk drive comprising a per-drive and per-head fly height filter
US9060420B2 (en) 2007-11-01 2015-06-16 Western Digitial Technologies, Inc. Method of manufacturing a double sided flex circuit for a disk drive wherein a first side lead provides an etching mask for a second side lead
US9064504B1 (en) 2014-01-29 2015-06-23 Western Digital Technologies, Inc. Electronic system with media recovery mechanism and method of operation thereof
US9064542B1 (en) 2013-04-08 2015-06-23 Western Digital Technologies, Inc. Scheduled load of heads to reduce lubricant migration on pole tip and decrease time to ready
US9064525B2 (en) 2013-11-26 2015-06-23 Western Digital Technologies, Inc. Disk drive comprising laser transmission line optimized for heat assisted magnetic recording
US9063838B1 (en) 2012-01-23 2015-06-23 Western Digital Technologies, Inc. Data storage device shifting data chunks of alignment zone relative to sector boundaries
US9070406B1 (en) 2014-03-10 2015-06-30 Western Digital Technologies, Inc. Disk drive configuring one-dimensional and two-dimensional recording areas based on read element spacing
US9074941B1 (en) 2013-03-14 2015-07-07 Western Digital Technologies, Inc. Systems and methods for measuring ambient and laser temperature in heat assisted magnetic recording
US9076474B1 (en) 2014-12-23 2015-07-07 Western Digital Technologies, Inc. Data storage device attenuating thermal decay effect on fly height measurement
US9075714B1 (en) 2014-05-13 2015-07-07 Western Digital Technologies, Inc. Electronic system with data management mechanism and method of operation thereof
US9082458B1 (en) 2014-03-10 2015-07-14 Western Digital Technologies, Inc. Data storage device balancing and maximizing quality metric when configuring arial density of each disk surface
US9099103B1 (en) 2014-10-21 2015-08-04 Western Digital Technologies, Inc. Heat assisted magnetic recording withinterlaced high-power heated and low-power heated tracks
US9099134B1 (en) 2015-01-27 2015-08-04 Western Digital Technologies, Inc. Data storage device employing multiple jog profiles for a butterfly written disk surface
US9099144B1 (en) 2013-10-11 2015-08-04 Western Digital Technologies, Inc. Disk drive evaluating laser performance for heat assisted magnetic recording
US9117479B1 (en) 2014-09-24 2015-08-25 Western Digital Technologies, Inc. Data storage device calibrating laser write power for heat assisted magnetic recording
US9117463B1 (en) 2014-06-23 2015-08-25 Western Digital Technologies, Inc. Data storage device erasing multiple adjacent data tracks to recover from inter-track interference
US9117489B1 (en) 2014-02-18 2015-08-25 Western Digital Technologies, Inc. Data storage device screening heads by verifying defects after defect scan
US9123370B1 (en) 2014-04-15 2015-09-01 Western Digital Technologies, Inc. Data storage device calibrating fly height actuator based on laser power for heat assisted magnetic recording
US9123382B1 (en) 2014-10-28 2015-09-01 Western Digital Technologies, Inc. Non-volatile caching for sequence of data
US9128820B1 (en) 2012-06-18 2015-09-08 Western Digital Technologies, Inc. File management among different zones of storage media
US9129628B1 (en) 2014-10-23 2015-09-08 Western Digital Technologies, Inc. Data management for data storage device with different track density regions
US9135205B1 (en) 2013-05-01 2015-09-15 Western Digital Technologies, Inc. Data storage assembly for archive cold storage
US9153266B1 (en) 2014-09-11 2015-10-06 Western Digital Technologies, Inc. Data storage device measuring laser protrusion fly height profile
US9153287B1 (en) 2013-05-13 2015-10-06 Western Digital Technologies, Inc. Data access for shingled magnetic recording media
US9158722B1 (en) 2011-11-02 2015-10-13 Western Digital Technologies, Inc. Data storage device to communicate with a host in a SATA or a USB mode
US9164694B1 (en) 2013-06-19 2015-10-20 Western Digital Technologies, Inc. Data storage device detecting read-before-write conditions and returning configurable return data
US9171575B1 (en) 2014-06-23 2015-10-27 Western Digital Technologies, Inc. Data storage device detecting media defects by writing opposite polarity test pattern
US9183877B1 (en) 2015-03-20 2015-11-10 Western Digital Technologies, Inc. Data storage device comprising two-dimensional data dependent noise whitening filters for two-dimensional recording
US9183864B1 (en) 2013-06-13 2015-11-10 Western Digital Technologies, Inc. Disk drive adjusting closed-loop fly height target based on change in open-loop fly height control signal
US9189392B1 (en) 2011-06-30 2015-11-17 Western Digital Technologies, Inc. Opportunistic defragmentation during garbage collection
US9196302B1 (en) 2015-03-18 2015-11-24 Western Digital Technologies, Inc. Electronic system with media maintenance mechanism and method of operation thereof
US9213493B1 (en) 2011-12-16 2015-12-15 Western Digital Technologies, Inc. Sorted serpentine mapping for storage drives
US9214186B1 (en) 2015-03-23 2015-12-15 Western Digital Technologies, Inc. Data storage device measuring radial offset between read element and write element
US9230605B1 (en) 2014-12-01 2016-01-05 Western Digital Technologies, Inc. Data storage device maximizing areal density based on a target quality metric
US9230585B1 (en) 2014-01-31 2016-01-05 Western Digital Technologies, Inc. Per wedge preheat DFH to improve data storage device performance
US9236086B1 (en) 2014-10-15 2016-01-12 Western Digital Technologies, Inc. Methods for reducing operational latency of data storage systems
US9245558B1 (en) 2014-05-09 2016-01-26 Western Digital Technologies, Inc. Electronic system with data management mechanism and method of operation thereof
US9245556B2 (en) 2014-03-10 2016-01-26 Western Digital Technologies, Inc. Disk drive employing multiple read elements to increase radial band for two-dimensional magnetic recording
US9251856B1 (en) 2014-05-30 2016-02-02 Western Digial Technologies, Inc. Read failover method and apparatus for a data storage system
US9251844B1 (en) 2014-06-02 2016-02-02 Western Digital Technologies, Inc. Waterfall method and apparatus for a data storage device read system
US9257146B1 (en) 2014-02-11 2016-02-09 Western Digital Technologies, Inc. Data storage device comprising sequence detector compensating for inter-track interference
US9257143B1 (en) 2014-12-23 2016-02-09 Western Digital Technologies, Inc. Precautionary measures for data storage device environmental conditions
US9257145B1 (en) 2013-11-27 2016-02-09 Western Digital Technologies, Inc. Disk drive measuring down-track spacing of read sensors
US9263088B2 (en) 2014-03-21 2016-02-16 Western Digital Technologies, Inc. Data management for a data storage device using a last resort zone
US9268649B1 (en) 2011-06-23 2016-02-23 Western Digital Technologies, Inc. Disk drive with recent write streams list for data refresh determination
US9269393B1 (en) 2014-12-08 2016-02-23 Western Digital Technologies, Inc. Electronic system with data refresh mechanism and method of operation thereof
US9268499B1 (en) 2010-08-13 2016-02-23 Western Digital Technologies, Inc. Hybrid drive migrating high workload data from disk to non-volatile semiconductor memory
US9281009B1 (en) 2014-12-18 2016-03-08 Western Digital Technologies, Inc. Data storage device employing variable size interleave written track segments
US9311939B1 (en) 2014-12-23 2016-04-12 Western Digital Technologies, Inc. Write-through media caching
US9318137B1 (en) 2015-03-13 2016-04-19 Western Digital Technologies, Inc. Data storage device executing retry operation by buffering signal samples at different radial offsets
US9330715B1 (en) 2010-03-22 2016-05-03 Western Digital Technologies, Inc. Mapping of shingled magnetic recording media
US9355666B1 (en) 2013-09-30 2016-05-31 Western Digital Technologies, Inc. Disk drive measuring stroke difference between heads by detecting a difference between ramp contact
US9361938B1 (en) 2015-04-16 2016-06-07 Western Digital Technologies, Inc. Disk defect management for a data storage device
US9368131B1 (en) 2015-04-03 2016-06-14 Western Digital (Fremont), Llc Data storage device employing mirrored cross-track profiles for top and bottom disk surfaces
US9368132B1 (en) 2015-09-04 2016-06-14 Western Digital Technologies, Inc. Data storage device employing differential write data signal and differential write pattern signal
US9383923B1 (en) 2012-10-18 2016-07-05 Western Digital Technologies, Inc. Write pointer management for a disk drive
US9401165B1 (en) 2014-05-05 2016-07-26 Western Digital Technologies, Inc. Method and system to monitor magnetic head loading and unloading stability for a data storage system
US9417628B2 (en) 2013-03-13 2016-08-16 Western Digital Technologies, Inc. Production failure analysis system
US9424864B2 (en) 2014-07-02 2016-08-23 Western Digital Technologies, Inc. Data management for a data storage device with zone relocation
US9437242B1 (en) 2015-09-14 2016-09-06 Western Digital Technologies, Inc. Data storage device employing different frequency preambles in adjacent data tracks
US9466321B1 (en) 2015-06-05 2016-10-11 Western Digital Technologies, Inc. Angular position tracking of data accesses to mitigate risk of data loss
US9466318B2 (en) 2014-12-24 2016-10-11 Western Digital Technologies, Inc. Allowing fast data zone switches on data storage devices
US9472219B1 (en) 2015-05-01 2016-10-18 Western Digital Technologies, Inc. Data storage device calibrating parameter for heat assisted magnetic recording
US9502068B1 (en) 2015-04-08 2016-11-22 Western Digital Technologies, Inc. Data storage device updating laser power during non-write mode for heat assisted magnetic recording
US9501393B2 (en) 2014-01-27 2016-11-22 Western Digital Technologies, Inc. Data storage system garbage collection based on at least one attribute
US9588898B1 (en) 2015-06-02 2017-03-07 Western Digital Technologies, Inc. Fullness control for media-based cache operating in a steady state
US9600205B1 (en) 2014-09-22 2017-03-21 Western Digital Technologies, Inc. Power aware power safe write buffer
US9632711B1 (en) 2014-04-07 2017-04-25 Western Digital Technologies, Inc. Processing flush requests by utilizing storage system write notifications
US9639287B1 (en) 2015-06-29 2017-05-02 Western Digital Technologies, Inc. Write command reporting
US9645752B1 (en) 2014-04-07 2017-05-09 Western Digital Technologies, Inc. Identification of data committed to non-volatile memory by use of notification commands
US9672107B1 (en) 2015-02-11 2017-06-06 Western Digital Technologies, Inc. Data protection for a data storage device
US9747928B1 (en) 2014-09-25 2017-08-29 Western Digital Technologies, Inc. Data storage device modifying write operation when a laser mode hop is detected
US9761273B1 (en) 2015-11-03 2017-09-12 Western Digital Technologies, Inc. Data storage device encoding and interleaving codewords to improve trellis sequence detection
US9842622B1 (en) 2014-12-23 2017-12-12 Western Digital Technologies, Inc. Data storage device having improved read failure tolerance
US9842617B1 (en) 2015-06-29 2017-12-12 Western Digital Technologies, Inc. Electronic system with head management mechanism and method of operation thereof
US9864529B1 (en) 2014-01-27 2018-01-09 Western Digital Technologies, Inc. Host compatibility for host managed storage media
US9870281B1 (en) 2015-03-20 2018-01-16 Western Digital Technologies, Inc. Power loss mitigation for data storage device
US9875055B1 (en) 2014-08-04 2018-01-23 Western Digital Technologies, Inc. Check-pointing of metadata
US9916616B2 (en) 2014-03-31 2018-03-13 Western Digital Technologies, Inc. Inventory management system using incremental capacity formats
US9933955B1 (en) 2015-03-05 2018-04-03 Western Digital Technologies, Inc. Power safe write buffer for data storage device
US9952950B1 (en) 2014-09-08 2018-04-24 Western Digital Technologies, Inc. Data management in RAID environment
US9959052B1 (en) 2015-09-17 2018-05-01 Western Digital Technologies, Inc. Media based cache for data storage device
US10056920B1 (en) 2015-11-03 2018-08-21 Western Digital Technologies, Inc. Data storage device encoding and interleaving codewords to improve trellis sequence detection
US10063257B1 (en) 2015-11-03 2018-08-28 Western Digital Technologies, Inc. Data storage device encoding and interleaving codewords to improve trellis sequence detection
US10282096B1 (en) 2014-12-17 2019-05-07 Western Digital Technologies, Inc. Identification of data with predetermined data pattern
US10282371B1 (en) 2014-12-02 2019-05-07 Western Digital Technologies, Inc. Object storage device with probabilistic data structure
US10365836B1 (en) 2015-01-27 2019-07-30 Western Digital Technologies, Inc. Electronic system with declustered data protection by parity based on reliability and method of operation thereof
CN112631960A (en) * 2021-03-05 2021-04-09 四川科道芯国智能技术股份有限公司 Method for expanding cache memory

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6606682B1 (en) * 2000-04-19 2003-08-12 Western Digital Technologies, Inc. Cluster-based cache memory allocation
US7162600B2 (en) * 2005-03-29 2007-01-09 Hitachi, Ltd. Data copying method and apparatus in a thin provisioned system
US20030196024A1 (en) * 2002-04-16 2003-10-16 Exanet, Inc. Apparatus and method for a skip-list based cache
US7904678B1 (en) * 2004-02-27 2011-03-08 Symantec Operating Corporation Technique for recovering mirror consistency in cooperative virtual storage
US7631115B2 (en) * 2005-02-04 2009-12-08 Intel Corporation Techniques to manage data transfer utilizing buffer hints included in memory access requests
CN112099985B (en) 2019-06-17 2023-09-12 慧荣科技股份有限公司 Data storage device and non-volatile memory control method
CN112100087B (en) * 2019-06-17 2024-04-02 慧荣科技股份有限公司 Data storage device and non-volatile memory control method
CN112130750B (en) 2019-06-25 2023-11-07 慧荣科技股份有限公司 Data storage device and non-volatile memory control method
CN112130749B (en) 2019-06-25 2023-12-22 慧荣科技股份有限公司 Data storage device and non-volatile memory control method
CN113064724B (en) * 2021-03-26 2024-06-07 华控清交信息科技(北京)有限公司 Memory allocation management method and device for memory allocation management

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5561786A (en) * 1992-07-24 1996-10-01 Microsoft Corporation Computer method and system for allocating and freeing memory utilizing segmenting and free block lists
US5875352A (en) * 1995-11-03 1999-02-23 Sun Microsystems, Inc. Method and apparatus for multiple channel direct memory access control
US6018789A (en) * 1997-11-24 2000-01-25 Western Digital Corporation Disk drive with cache segment providing adaptively managed chunks
US6606682B1 (en) * 2000-04-19 2003-08-12 Western Digital Technologies, Inc. Cluster-based cache memory allocation

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5561786A (en) * 1992-07-24 1996-10-01 Microsoft Corporation Computer method and system for allocating and freeing memory utilizing segmenting and free block lists
US5875352A (en) * 1995-11-03 1999-02-23 Sun Microsystems, Inc. Method and apparatus for multiple channel direct memory access control
US6018789A (en) * 1997-11-24 2000-01-25 Western Digital Corporation Disk drive with cache segment providing adaptively managed chunks
US6606682B1 (en) * 2000-04-19 2003-08-12 Western Digital Technologies, Inc. Cluster-based cache memory allocation

Cited By (133)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9049471B2 (en) 2001-10-17 2015-06-02 Keen Personal Media, Inc. Personal video recorder for inserting a stored advertisement into a displayed broadcast stream
US9060420B2 (en) 2007-11-01 2015-06-16 Western Digitial Technologies, Inc. Method of manufacturing a double sided flex circuit for a disk drive wherein a first side lead provides an etching mask for a second side lead
US9009358B1 (en) 2008-09-23 2015-04-14 Western Digital Technologies, Inc. Configuring a data storage device with a parameter file interlocked with configuration code
US8914625B1 (en) 2009-07-31 2014-12-16 Western Digital Technologies, Inc. Automatically configuring a web browser file when booting an operating system from a data storage device
US8902527B1 (en) 2010-03-22 2014-12-02 Western Digital Technologies, Inc. Systems and methods for improving sequential data rate performance using sorted data zones
US9330715B1 (en) 2010-03-22 2016-05-03 Western Digital Technologies, Inc. Mapping of shingled magnetic recording media
US9268499B1 (en) 2010-08-13 2016-02-23 Western Digital Technologies, Inc. Hybrid drive migrating high workload data from disk to non-volatile semiconductor memory
US8879188B1 (en) 2010-08-23 2014-11-04 Western Digital Technologies, Inc. Disk drive employing fly height calibration tracks to account for magnetic entropy and thermal decay
US8954664B1 (en) 2010-10-01 2015-02-10 Western Digital Technologies, Inc. Writing metadata files on a disk
US9268649B1 (en) 2011-06-23 2016-02-23 Western Digital Technologies, Inc. Disk drive with recent write streams list for data refresh determination
US8990493B1 (en) 2011-06-30 2015-03-24 Western Digital Technologies, Inc. Method and apparatus for performing force unit access writes on a disk
US9189392B1 (en) 2011-06-30 2015-11-17 Western Digital Technologies, Inc. Opportunistic defragmentation during garbage collection
US8909889B1 (en) 2011-10-10 2014-12-09 Western Digital Technologies, Inc. Method and apparatus for servicing host commands by a disk drive
US9158722B1 (en) 2011-11-02 2015-10-13 Western Digital Technologies, Inc. Data storage device to communicate with a host in a SATA or a USB mode
US9213493B1 (en) 2011-12-16 2015-12-15 Western Digital Technologies, Inc. Sorted serpentine mapping for storage drives
US9063838B1 (en) 2012-01-23 2015-06-23 Western Digital Technologies, Inc. Data storage device shifting data chunks of alignment zone relative to sector boundaries
US8996839B1 (en) 2012-01-23 2015-03-31 Western Digital Technologies, Inc. Data storage device aligning partition to boundary of sector when partition offset correlates with offset of write commands
US8898423B1 (en) 2012-01-31 2014-11-25 Western Digital Technologies, Inc. High performance caching architecture for data storage systems
US8937782B1 (en) 2012-05-07 2015-01-20 Western Digital Technologies, Inc. Hard disk drive assembly including a NVSM to store configuration data for controlling disk drive operations
US9053730B1 (en) 2012-05-11 2015-06-09 Western Digital Technologies, Inc. Disk drive comprising extended range head proximity sensor
US9477681B2 (en) 2012-06-18 2016-10-25 Western Digital Technologies, Inc. File management among different zones of storage media
US9128820B1 (en) 2012-06-18 2015-09-08 Western Digital Technologies, Inc. File management among different zones of storage media
US9383923B1 (en) 2012-10-18 2016-07-05 Western Digital Technologies, Inc. Write pointer management for a disk drive
US8970978B1 (en) 2012-10-22 2015-03-03 Western Digital Technologies, Inc. Disk drive detecting head touchdown by applying DC+AC control signal to fly height actuator
US8959281B1 (en) 2012-11-09 2015-02-17 Western Digital Technologies, Inc. Data management for a storage device
US8902529B1 (en) 2012-11-20 2014-12-02 Western Digital Technologies, Inc. Dual frequency crystal oscillator
US8941941B1 (en) 2013-02-28 2015-01-27 Western Digital Technologies, Inc. Disk drive calibrating touchdown sensor
US8891341B1 (en) 2013-03-11 2014-11-18 Western Digital Technologies, Inc. Energy assisted magnetic recording disk drive using modulated laser light
US9417628B2 (en) 2013-03-13 2016-08-16 Western Digital Technologies, Inc. Production failure analysis system
US9074941B1 (en) 2013-03-14 2015-07-07 Western Digital Technologies, Inc. Systems and methods for measuring ambient and laser temperature in heat assisted magnetic recording
US9053749B1 (en) 2013-03-15 2015-06-09 Western Digital Technologies, Inc. Disk drive comprising a per-drive and per-head fly height filter
US8922939B1 (en) 2013-04-02 2014-12-30 Western Digital Technologies, Inc. Disk drive generating feed-forward fly height control based on temperature sensitive fly height sensor
US9064542B1 (en) 2013-04-08 2015-06-23 Western Digital Technologies, Inc. Scheduled load of heads to reduce lubricant migration on pole tip and decrease time to ready
US8949521B1 (en) 2013-04-10 2015-02-03 Western Digital Technologies, Inc. Actuator prepositioning for disk drive
US9135205B1 (en) 2013-05-01 2015-09-15 Western Digital Technologies, Inc. Data storage assembly for archive cold storage
US8891193B1 (en) 2013-05-09 2014-11-18 Western Digital Technologies, Inc. Disk drive calibrating threshold and gain of touchdown sensor
US9153287B1 (en) 2013-05-13 2015-10-06 Western Digital Technologies, Inc. Data access for shingled magnetic recording media
US9183864B1 (en) 2013-06-13 2015-11-10 Western Digital Technologies, Inc. Disk drive adjusting closed-loop fly height target based on change in open-loop fly height control signal
US9164694B1 (en) 2013-06-19 2015-10-20 Western Digital Technologies, Inc. Data storage device detecting read-before-write conditions and returning configurable return data
US9025270B1 (en) 2013-09-17 2015-05-05 Western Digital Technologies, Inc. Electronic system with current conservation mechanism and method of operation thereof
US9355666B1 (en) 2013-09-30 2016-05-31 Western Digital Technologies, Inc. Disk drive measuring stroke difference between heads by detecting a difference between ramp contact
US9099144B1 (en) 2013-10-11 2015-08-04 Western Digital Technologies, Inc. Disk drive evaluating laser performance for heat assisted magnetic recording
US9064525B2 (en) 2013-11-26 2015-06-23 Western Digital Technologies, Inc. Disk drive comprising laser transmission line optimized for heat assisted magnetic recording
US9047917B1 (en) 2013-11-26 2015-06-02 Western Digital Technologies, Inc. Disk drive slider with sense amplifier for coupling to a preamp through a supply/bias line and a read signal line
US9299371B1 (en) 2013-11-26 2016-03-29 Western Digital Technologies, Inc. Disk drive slider with sense amplifier for coupling to a preamp through a supply/bias line and a read signal line
US9257145B1 (en) 2013-11-27 2016-02-09 Western Digital Technologies, Inc. Disk drive measuring down-track spacing of read sensors
US9013818B1 (en) 2013-12-06 2015-04-21 Western Digital Technologies, Inc. Disk drive measuring reader/writer gap by measuring fractional clock cycle over disk radius
US9021410B1 (en) 2013-12-10 2015-04-28 Western Technologies, Inc. Electronic system with multi-cycle simulation coverage mechanism and method of operation thereof
US8958167B1 (en) 2013-12-23 2015-02-17 Western Digital Technologies, Inc. Detection of disk surface irregularities in data storage devices
US8908311B1 (en) 2014-01-27 2014-12-09 Western Digital Technologies, Inc. Data storage device writing a multi-sector codeword in segments over multiple disk revolutions
US10282130B2 (en) 2014-01-27 2019-05-07 Western Digital Technologies, Inc. Coherency of data in data relocation
US9501393B2 (en) 2014-01-27 2016-11-22 Western Digital Technologies, Inc. Data storage system garbage collection based on at least one attribute
US9864529B1 (en) 2014-01-27 2018-01-09 Western Digital Technologies, Inc. Host compatibility for host managed storage media
US9064504B1 (en) 2014-01-29 2015-06-23 Western Digital Technologies, Inc. Electronic system with media recovery mechanism and method of operation thereof
US9230585B1 (en) 2014-01-31 2016-01-05 Western Digital Technologies, Inc. Per wedge preheat DFH to improve data storage device performance
US9257146B1 (en) 2014-02-11 2016-02-09 Western Digital Technologies, Inc. Data storage device comprising sequence detector compensating for inter-track interference
US9117489B1 (en) 2014-02-18 2015-08-25 Western Digital Technologies, Inc. Data storage device screening heads by verifying defects after defect scan
US8988809B1 (en) 2014-02-18 2015-03-24 Western Digital (Fremont), Llc Disk recording device for writing a radially coherent reference band by measuring relative timing offsets of reference bursts
US9082458B1 (en) 2014-03-10 2015-07-14 Western Digital Technologies, Inc. Data storage device balancing and maximizing quality metric when configuring arial density of each disk surface
US9245556B2 (en) 2014-03-10 2016-01-26 Western Digital Technologies, Inc. Disk drive employing multiple read elements to increase radial band for two-dimensional magnetic recording
US9070406B1 (en) 2014-03-10 2015-06-30 Western Digital Technologies, Inc. Disk drive configuring one-dimensional and two-dimensional recording areas based on read element spacing
US9263088B2 (en) 2014-03-21 2016-02-16 Western Digital Technologies, Inc. Data management for a data storage device using a last resort zone
US8947812B1 (en) 2014-03-27 2015-02-03 Western Digital Technologies, Inc. Data storage device comprising equalizer filter and inter-track interference filter
US9916616B2 (en) 2014-03-31 2018-03-13 Western Digital Technologies, Inc. Inventory management system using incremental capacity formats
US9645752B1 (en) 2014-04-07 2017-05-09 Western Digital Technologies, Inc. Identification of data committed to non-volatile memory by use of notification commands
US10162534B1 (en) 2014-04-07 2018-12-25 Western Digital Technologies, Inc. Ordering commitment of data from a data cache to nonvolatile memory using ordering commands
US9632711B1 (en) 2014-04-07 2017-04-25 Western Digital Technologies, Inc. Processing flush requests by utilizing storage system write notifications
US9123370B1 (en) 2014-04-15 2015-09-01 Western Digital Technologies, Inc. Data storage device calibrating fly height actuator based on laser power for heat assisted magnetic recording
US8976633B1 (en) 2014-04-15 2015-03-10 Western Digital Technologies, Inc. Data storage device calibrating fly height actuator based on laser power for heat assisted magnetic recording
US8988810B1 (en) 2014-04-16 2015-03-24 Western Digital Technologies, Inc. Track measurement for data storage device
US9401165B1 (en) 2014-05-05 2016-07-26 Western Digital Technologies, Inc. Method and system to monitor magnetic head loading and unloading stability for a data storage system
US9245558B1 (en) 2014-05-09 2016-01-26 Western Digital Technologies, Inc. Electronic system with data management mechanism and method of operation thereof
US9075714B1 (en) 2014-05-13 2015-07-07 Western Digital Technologies, Inc. Electronic system with data management mechanism and method of operation thereof
US9251856B1 (en) 2014-05-30 2016-02-02 Western Digial Technologies, Inc. Read failover method and apparatus for a data storage system
US9251844B1 (en) 2014-06-02 2016-02-02 Western Digital Technologies, Inc. Waterfall method and apparatus for a data storage device read system
US9025267B1 (en) 2014-06-09 2015-05-05 Western Digital Technologies, Inc. Data storage device using branch metric from adjacent track to compensate for inter-track interference
US9013821B1 (en) 2014-06-10 2015-04-21 Western Digital Technologies, Inc. Data storage device employing one-dimensional and two-dimensional channels
US8953277B1 (en) 2014-06-16 2015-02-10 Western Digital Technologies, Inc. Data storage device writing tracks on a disk with equal spacing
US9117463B1 (en) 2014-06-23 2015-08-25 Western Digital Technologies, Inc. Data storage device erasing multiple adjacent data tracks to recover from inter-track interference
US9171575B1 (en) 2014-06-23 2015-10-27 Western Digital Technologies, Inc. Data storage device detecting media defects by writing opposite polarity test pattern
US9424864B2 (en) 2014-07-02 2016-08-23 Western Digital Technologies, Inc. Data management for a data storage device with zone relocation
US9001453B1 (en) 2014-07-18 2015-04-07 Western Digital Technologies, Inc. Data storage device calibrating fly height actuator based on read mode touchdown resistance of touchdown sensor
US8953269B1 (en) 2014-07-18 2015-02-10 Western Digital Technologies, Inc. Management of data objects in a data object zone
US9875055B1 (en) 2014-08-04 2018-01-23 Western Digital Technologies, Inc. Check-pointing of metadata
US9952950B1 (en) 2014-09-08 2018-04-24 Western Digital Technologies, Inc. Data management in RAID environment
US10572358B1 (en) 2014-09-08 2020-02-25 Western Digital Technologies, Inc. Data management in RAID environment
US9153266B1 (en) 2014-09-11 2015-10-06 Western Digital Technologies, Inc. Data storage device measuring laser protrusion fly height profile
US9600205B1 (en) 2014-09-22 2017-03-21 Western Digital Technologies, Inc. Power aware power safe write buffer
US9117479B1 (en) 2014-09-24 2015-08-25 Western Digital Technologies, Inc. Data storage device calibrating laser write power for heat assisted magnetic recording
US9747928B1 (en) 2014-09-25 2017-08-29 Western Digital Technologies, Inc. Data storage device modifying write operation when a laser mode hop is detected
US9972344B2 (en) 2014-09-25 2018-05-15 Western Digital Technologies, Inc. Data storage device modifying write operation when a laser mode hop is detected
US9025421B1 (en) 2014-10-08 2015-05-05 Western Digital Technologies, Inc. Data storage device adjusting laser input power to compensate for temperature variations
US9236086B1 (en) 2014-10-15 2016-01-12 Western Digital Technologies, Inc. Methods for reducing operational latency of data storage systems
US9099103B1 (en) 2014-10-21 2015-08-04 Western Digital Technologies, Inc. Heat assisted magnetic recording withinterlaced high-power heated and low-power heated tracks
US9129628B1 (en) 2014-10-23 2015-09-08 Western Digital Technologies, Inc. Data management for data storage device with different track density regions
US9123382B1 (en) 2014-10-28 2015-09-01 Western Digital Technologies, Inc. Non-volatile caching for sequence of data
US9230605B1 (en) 2014-12-01 2016-01-05 Western Digital Technologies, Inc. Data storage device maximizing areal density based on a target quality metric
US10282371B1 (en) 2014-12-02 2019-05-07 Western Digital Technologies, Inc. Object storage device with probabilistic data structure
US9269393B1 (en) 2014-12-08 2016-02-23 Western Digital Technologies, Inc. Electronic system with data refresh mechanism and method of operation thereof
US10282096B1 (en) 2014-12-17 2019-05-07 Western Digital Technologies, Inc. Identification of data with predetermined data pattern
US9281009B1 (en) 2014-12-18 2016-03-08 Western Digital Technologies, Inc. Data storage device employing variable size interleave written track segments
US9311939B1 (en) 2014-12-23 2016-04-12 Western Digital Technologies, Inc. Write-through media caching
US9842622B1 (en) 2014-12-23 2017-12-12 Western Digital Technologies, Inc. Data storage device having improved read failure tolerance
US9257143B1 (en) 2014-12-23 2016-02-09 Western Digital Technologies, Inc. Precautionary measures for data storage device environmental conditions
US9076474B1 (en) 2014-12-23 2015-07-07 Western Digital Technologies, Inc. Data storage device attenuating thermal decay effect on fly height measurement
US9466318B2 (en) 2014-12-24 2016-10-11 Western Digital Technologies, Inc. Allowing fast data zone switches on data storage devices
US10365836B1 (en) 2015-01-27 2019-07-30 Western Digital Technologies, Inc. Electronic system with declustered data protection by parity based on reliability and method of operation thereof
US9099134B1 (en) 2015-01-27 2015-08-04 Western Digital Technologies, Inc. Data storage device employing multiple jog profiles for a butterfly written disk surface
US9672107B1 (en) 2015-02-11 2017-06-06 Western Digital Technologies, Inc. Data protection for a data storage device
US9933955B1 (en) 2015-03-05 2018-04-03 Western Digital Technologies, Inc. Power safe write buffer for data storage device
US9318137B1 (en) 2015-03-13 2016-04-19 Western Digital Technologies, Inc. Data storage device executing retry operation by buffering signal samples at different radial offsets
US9196302B1 (en) 2015-03-18 2015-11-24 Western Digital Technologies, Inc. Electronic system with media maintenance mechanism and method of operation thereof
US9183877B1 (en) 2015-03-20 2015-11-10 Western Digital Technologies, Inc. Data storage device comprising two-dimensional data dependent noise whitening filters for two-dimensional recording
US9870281B1 (en) 2015-03-20 2018-01-16 Western Digital Technologies, Inc. Power loss mitigation for data storage device
US9214186B1 (en) 2015-03-23 2015-12-15 Western Digital Technologies, Inc. Data storage device measuring radial offset between read element and write element
US9384774B1 (en) 2015-03-23 2016-07-05 Western Digital Technologies, Inc. Data storage device calibrating a laser power for heat assisted magnetic recording based on slope of quality metric
US9368131B1 (en) 2015-04-03 2016-06-14 Western Digital (Fremont), Llc Data storage device employing mirrored cross-track profiles for top and bottom disk surfaces
US9502068B1 (en) 2015-04-08 2016-11-22 Western Digital Technologies, Inc. Data storage device updating laser power during non-write mode for heat assisted magnetic recording
US9361938B1 (en) 2015-04-16 2016-06-07 Western Digital Technologies, Inc. Disk defect management for a data storage device
US9472219B1 (en) 2015-05-01 2016-10-18 Western Digital Technologies, Inc. Data storage device calibrating parameter for heat assisted magnetic recording
US9588898B1 (en) 2015-06-02 2017-03-07 Western Digital Technologies, Inc. Fullness control for media-based cache operating in a steady state
US9466321B1 (en) 2015-06-05 2016-10-11 Western Digital Technologies, Inc. Angular position tracking of data accesses to mitigate risk of data loss
US9842617B1 (en) 2015-06-29 2017-12-12 Western Digital Technologies, Inc. Electronic system with head management mechanism and method of operation thereof
US9639287B1 (en) 2015-06-29 2017-05-02 Western Digital Technologies, Inc. Write command reporting
US9368132B1 (en) 2015-09-04 2016-06-14 Western Digital Technologies, Inc. Data storage device employing differential write data signal and differential write pattern signal
US9437242B1 (en) 2015-09-14 2016-09-06 Western Digital Technologies, Inc. Data storage device employing different frequency preambles in adjacent data tracks
US9959052B1 (en) 2015-09-17 2018-05-01 Western Digital Technologies, Inc. Media based cache for data storage device
US10063257B1 (en) 2015-11-03 2018-08-28 Western Digital Technologies, Inc. Data storage device encoding and interleaving codewords to improve trellis sequence detection
US9761273B1 (en) 2015-11-03 2017-09-12 Western Digital Technologies, Inc. Data storage device encoding and interleaving codewords to improve trellis sequence detection
US10554225B2 (en) 2015-11-03 2020-02-04 Western Digital Technologies, Inc. Data storage device encoding and interleaving codewords to improve trellis sequence detection
US10554221B2 (en) 2015-11-03 2020-02-04 Western Digital Technologies, Inc. Data storage device encoding and interleaving codewords to improve trellis sequence detection
US10056920B1 (en) 2015-11-03 2018-08-21 Western Digital Technologies, Inc. Data storage device encoding and interleaving codewords to improve trellis sequence detection
CN112631960A (en) * 2021-03-05 2021-04-09 四川科道芯国智能技术股份有限公司 Method for expanding cache memory

Also Published As

Publication number Publication date
US6606682B1 (en) 2003-08-12

Similar Documents

Publication Publication Date Title
US6996669B1 (en) Cluster-based cache memory allocation
US6553457B1 (en) Tag memory disk cache architecture
US6725329B1 (en) Cache control system and method having hardware-based tag record allocation
US6745283B1 (en) Disk drive for dynamically allocating memory accessed concurrently by a host interface and a disk interface to facilitate large host commands
US6601137B1 (en) Range-based cache control system and method
US6640283B2 (en) Apparatus for cache compression engine for data compression of on-chip caches to increase effective cache size
US8788749B2 (en) Implementing enhanced deterministic memory allocation for indirection tables for persistent media
US6968424B1 (en) Method and system for transparent compressed memory paging in a computer system
US6311252B1 (en) Method and apparatus for moving data between storage levels of a hierarchically arranged data storage system
US6360300B1 (en) System and method for storing compressed and uncompressed data on a hard disk drive
US6349372B1 (en) Virtual uncompressed cache for compressed main memory
US5596736A (en) Data transfers to a backing store of a dynamically mapped data storage system in which data has nonsequential logical addresses
US6457104B1 (en) System and method for recycling stale memory content in compressed memory systems
KR100216146B1 (en) Data compression method and structure for a direct access storage device
US20030145172A1 (en) Method and system for updating data in a compressed read cache
US20100115175A9 (en) Method of managing a large array of non-volatile memories
US6772288B1 (en) Extended cache memory system and method for caching data including changing a state field value in an extent record
US5765201A (en) Changing page size in storage media of computer system
US20110055458A1 (en) Page based management of flash storage
US6549995B1 (en) Compressor system memory organization and method for low latency access to uncompressed memory regions
US6578111B1 (en) Cache memory system and method for managing streaming-data
US5537658A (en) Distributed directory method and structure for direct access storage device (DASD) data compression
US5420983A (en) Method for merging memory blocks, fetching associated disk chunk, merging memory blocks with the disk chunk, and writing the merged data
US10310984B2 (en) Storage apparatus and storage control method
WO1993000635A1 (en) Data storage management systems

Legal Events

Date Code Title Description
AS Assignment

Owner name: GENERAL ELECTRIC CAPITAL CORPORATION, AS AGENT, CA

Free format text: SECURITY INTEREST;ASSIGNORS:WESTERN DIGITAL TECHNOLOGIES, INC.;WESTERN DIGITAL (FREMONT), INC.;REEL/FRAME:014830/0957

Effective date: 20030919

AS Assignment

Owner name: WESTERN DIGITAL (FREMONT), INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:GENERAL ELECTRIC CAPITAL CORPORATION, AS AGENT;REEL/FRAME:020599/0489

Effective date: 20070809

Owner name: WESTERN DIGITAL TECHNOLOGIES, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:GENERAL ELECTRIC CAPITAL CORPORATION, AS AGENT;REEL/FRAME:020599/0489

Effective date: 20070809

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS

Free format text: SECURITY AGREEMENT;ASSIGNOR:WESTERN DIGITAL TECHNOLOGIES, INC.;REEL/FRAME:038722/0229

Effective date: 20160512

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: SECURITY AGREEMENT;ASSIGNOR:WESTERN DIGITAL TECHNOLOGIES, INC.;REEL/FRAME:038744/0281

Effective date: 20160512

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS

Free format text: SECURITY AGREEMENT;ASSIGNOR:WESTERN DIGITAL TECHNOLOGIES, INC.;REEL/FRAME:038744/0481

Effective date: 20160512

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL

Free format text: SECURITY AGREEMENT;ASSIGNOR:WESTERN DIGITAL TECHNOLOGIES, INC.;REEL/FRAME:038722/0229

Effective date: 20160512

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL

Free format text: SECURITY AGREEMENT;ASSIGNOR:WESTERN DIGITAL TECHNOLOGIES, INC.;REEL/FRAME:038744/0481

Effective date: 20160512

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY AGREEMENT;ASSIGNOR:WESTERN DIGITAL TECHNOLOGIES, INC.;REEL/FRAME:038744/0281

Effective date: 20160512

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.)

AS Assignment

Owner name: WESTERN DIGITAL TECHNOLOGIES, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:045501/0714

Effective date: 20180227

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.)

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20180207

AS Assignment

Owner name: WESTERN DIGITAL TECHNOLOGIES, INC., CALIFORNIA

Free format text: RELEASE OF SECURITY INTEREST AT REEL 038744 FRAME 0481;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:058982/0556

Effective date: 20220203