[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US6784472B2 - Semiconductor device and method for fabricating the same - Google Patents

Semiconductor device and method for fabricating the same Download PDF

Info

Publication number
US6784472B2
US6784472B2 US10/219,281 US21928102A US6784472B2 US 6784472 B2 US6784472 B2 US 6784472B2 US 21928102 A US21928102 A US 21928102A US 6784472 B2 US6784472 B2 US 6784472B2
Authority
US
United States
Prior art keywords
gate electrode
semiconductor device
film
insulation film
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US10/219,281
Other versions
US20030003666A1 (en
Inventor
Yasunori Iriyama
Tetsuo Izawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Semiconductor Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Assigned to FUJITSU LIMITED reassignment FUJITSU LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: IZAWA, TETSUO, IRIYAMA, YASUNORI
Publication of US20030003666A1 publication Critical patent/US20030003666A1/en
Assigned to FUJITSU LIMITED reassignment FUJITSU LIMITED CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED ON REEL 013208 FRAME 0472. Assignors: IZAWA, TETSUO, IRIYAMA, YASUNORI
Priority to US10/819,230 priority Critical patent/US6849511B2/en
Application granted granted Critical
Publication of US6784472B2 publication Critical patent/US6784472B2/en
Assigned to FUJITSU MICROELECTRONICS LIMITED reassignment FUJITSU MICROELECTRONICS LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU LIMITED
Assigned to FUJITSU SEMICONDUCTOR LIMITED reassignment FUJITSU SEMICONDUCTOR LIMITED CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU MICROELECTRONICS LIMITED
Adjusted expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H01L21/82345—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate

Definitions

  • the present invention relates to a semiconductor device and a method for fabricating the semiconductor device, more specifically a semiconductor device including the gate electrodes formed of a metal-based material and a method for fabricating the semiconductor device.
  • the gate electrodes As techniques for making the gate electrodes less resistant, semiconductor devices of the polycide structure and the salicide (Self-Aligned Silicide) structure are proposed. Recently, as the semiconductor devices are further micronized, the gate electrodes are required to be less resistant.
  • FIGS. 24A to 25 B are sectional views of the semiconductor device in the steps of the fabrication method.
  • first dummy gate electrodes 148 are formed of polysilicon on a semiconductor substrate 110 with a dummy gate insulation film 146 formed therebetween.
  • a dopant is implanted shallowly in the semiconductor substrate by self-alignment with the dummy gate electrodes to form a shallow doped-region 136 a .
  • a sidewall insulation film 124 is formed on the side walls of the dummy gate electrodes 148 .
  • a dopant is implanted deeply in the semiconductor substrate by self-alignment with the dummy gate electrodes with the sidewall insulation film 124 formed on to form a deep doped-region 136 b .
  • a source/drain diffused layer 136 is formed of the shallow doped-region 136 a and the deep doped-region 136 b .
  • a high-temperature thermal processing is performed for activating the sources/drains.
  • an inter-layer insulation film 140 is formed on the entire surface and planarized until the upper surfaces of the dummy gate electrodes 148 are exposed (see FIG. 24 B).
  • the dummy gate electrodes 148 and the dummy gate insulation film 146 are etched to form openings 156 down to the semiconductor substrate 110 (see FIG. 24 C).
  • the TiN film 130 and the insulation film 128 are polished by CMP (Chemical Mechanical Polishing) until the surface of the inter-layer insulation film 140 is exposed.
  • CMP Chemical Mechanical Polishing
  • the dummy gate electrodes and the dummy gate insulation film are etched, and then the gate insulation film and the gate electrodes are formed, whereby even in a case that the gate electrodes are formed of a metal, the gate electrode damage and gate leak current increase can be precluded.
  • a semiconductor device of the dual gate structure is a semiconductor device having the gate electrodes of the p-channel MISFETs (Metal Insulator Semiconductor Field Effect Transistors) and the gate electrodes of the n-channel MISFETs formed of materials different from each other.
  • the gate electrodes of the n-channel MISFETs are formed of n-type polysilicon
  • the gate electrodes of the p-channel MISFETs are formed of p-type polysilicon.
  • Semiconductor devices of such dual gate structure can realize low threshold volatges while depressing the short channel effect of the transistors, which is useful especially in semiconductor devices whose gate lengths are below 0.25 ⁇ m.
  • FIG. 26 is a sectional view of the semiconductor device of the dual gate structure fabricated by using the proposed method.
  • an element isolation region 112 for defining element regions is formed on a semiconductor substrate 110 .
  • An inter-layer insulation film 140 is formed on the semiconductor substrate 110 with the element isolation region 112 formed on.
  • a gate insulation film 116 and a gate electrode 122 of Pt are buried in the inter-layer insulation film 140 in a region 114 a for a p-channel MISFET to be formed in.
  • a gate insulation film 128 and a gate electrode 134 of TiN film are formed in the inter-layer insulation film 140 in a region 114 b for an n-channel MISFET to be formed in.
  • the gate electrode 122 of the p-channel MISFET 138 a and the gate electrode 134 of the n-channel MISFET 138 b form the semiconductor device using metal-based materials different from each other.
  • the gate electrode 122 and the gate electrode 134 are insulated from each other by the gate insulation film 128 . Accordingly, the semiconductor device shown in FIG. 26 cannot normally operate.
  • FIG. 27 is a plan view of the semiconductor device having the gate electrodes interconnected with each other by means of the interconnection electrode.
  • a contact region 122 a is formed in the gate electrode 122
  • a contact region 134 a is formed in the gate electrode 134
  • a source/drain diffused layer 126 is formed in the semiconductor substrate on both sides of the gate electrode 122
  • a source/drain diffused layer 136 is formed in the semiconductor substrate on both sides of the gate electrode 134 .
  • An interconnection electrode 135 for interconnecting the contact region 122 a and the contact region 134 a is formed on the contact region 122 a and the contact region 134 a .
  • the thus formed interconnection electrode 135 can electrically interconnect the gate electrode 122 and the gate electrode 134 with each other.
  • the contact regions 122 a , 134 a must be formed respectively in the gate electrode 122 and the gate electrode 134 , which restricts the freedom degree of the design and makes it difficult to integrate the semiconductor device vertically as viewed in the drawing.
  • the semiconductor device shown in FIG. 27 ignores the original significance of providing a micronized semiconductor device.
  • the gate electrodes tend to be more micronized, which makes it very difficult to align the interconnection electrode with the gate electrodes.
  • the alignment precision is about 100 to 150 nm in the current fabrication process, and it is very difficult to securely interconnect the gate electrodes with each other by the interconnection electrode of, e.g., an about 150 nm-width. This makes the interconnection between the interconnection electrode and the gate electrode defective, which leads to lower fabrication yields of the semiconductor device.
  • the interconnection electrodes 135 is projected beyond the surface of the inter-layer insulation film 140 . That is, cavities and concavities are generally formed. Accordingly, in fabricating a semiconductor device of a multi-layer structure, defective wiring, etc. tend to take place above the interconnection electrode 135 , which leads to a factor for lower fabrication yields of the semiconductor device.
  • An object of the present invention is to provide a semiconductor device having the gate electrodes of transistors of different conduction types from each other formed of different metal-based materials from each other, which can be fabricated with improved integration and improved yields, and a method for fabricating the semiconductor device.
  • a semiconductor device comprising: a first transistor having a first gate electrode; a second transistor having a second gate electrode which is different from the first gate electrodes; an insulation film formed between the first gate electrode and the second gate electrode; and an interconnection electrode buried in a concavity formed in the first gate electrode, the second gate electrode and the insulation film and electrically interconnecting the first gate electrode and the second gate electrode.
  • the interconnection electrode is buried in the concavity formed in the first gate electrode, the second gate electrode and the insulation film to electrically interconnect the first gate electrode and the second gate electrode, whereby the semiconductor device can have higher integration and can be highly reliable.
  • a semiconductor device comprising: a first transistor having a first gate electrode; a second transistor having a second gate electrode which is different from the first gate electrodes; an insulation film formed between the first gate electrode and the second gate electrode; and an interconnection electrode buried in a concavity formed in the insulation film and electrically interconnecting the first gate electrode and the second gate electrode.
  • the interconnection electrode is buried in the concavity formed in the insulation film to electrically interconnect the first gate electrode and the second gate electrode, whereby the semiconductor device can have high integration and can be highly reliable.
  • a method for fabricating a semiconductor device comprising the steps of: forming a dummy gate electrode in a first region and a second region on a semiconductor substrate; forming a first insulation film for covering the side wall of the dummy gate electrode on the semiconductor substrate; etching the dummy gate electrode in the first region to form in the first region a first opening down to the semiconductor substrate; forming a second insulation film in the first opening; forming a first gate electrode in the first opening with the second insulation film formed on; etching the dummy gate electrode in the second region to form in the second region a second opening down to the semiconductor substrate; forming a third insulation film in the second opening: forming a second gate electrode which is different from the first gate electrode in the second opening with the third insulation film formed on; removing top parts of the first gate electrode, the third insulation film and the second gate electrodes to form a concavity; and burying in the concavity an interconnection electrode electrically interconnecting the first gate electrode and
  • a method for fabricating a semiconductor device comprising the steps of: forming a dummy gate electrode in a first region and a second region on a semiconductor substrate; forming a first insulation film for covering the side wall of the dummy gate electrode on the semiconductor substrate; etching the dummy gate electrode in the first region to form in the first region a first opening down to the semiconductor substrate; forming a second insulation film in the first opening; forming a first gate electrode in the first opening with the second insulation film formed on; etching the dummy gate electrode in the second region to form in the second region a second opening down to the semiconductor substrate; forming a third insulation film in the second opening: forming a second gate electrode which is different from the first gate electrode in the second opening with the third insulation film formed on; etching a top part of the third insulation film between the first gate electrode and the second gate electrode to form a concavity; and burying in the concavity an interconnection electrode for electrically interconnecting the first
  • FIGS. 1A to 1 C are sectional views of the semiconductor device according to a first embodiment of the present invention.
  • FIG. 2 is a plan view of the semiconductor device according to the first embodiment of the present invention.
  • FIGS. 3A to 3 C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 1).
  • FIGS. 4A to 4 C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 2).
  • FIGS. 5A to 5 C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 3).
  • FIGS. 6A to 6 C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 4).
  • FIGS. 7A to 7 C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 5).
  • FIGS. 8A to 8 C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 6).
  • FIGS. 9A to 9 C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 7).
  • FIGS. 10A to 10 C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 8).
  • FIGS. 11A to 11 C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 9).
  • FIGS. 12A to 12 C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 10).
  • FIGS. 13A to 13 C are sectional views of the semiconductor device according to a modification of the first embodiment of the present invention, which explain the semiconductor device.
  • FIGS. 14A to 14 C are sectional views of the semiconductor device according to the modification of the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method.
  • FIGS. 15A to 15 C are sectional views of the semiconductor device according to a second embodiment of the present invention.
  • FIGS. 16A to 16 C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 1).
  • FIGS. 17A to 17 C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 2).
  • FIGS. 18A to 18 C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 3).
  • FIGS. 19A to 19 C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 4).
  • FIGS. 20A to 20 C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 5).
  • FIG. 21 is a sectional view of the semiconductor device according to the first embodiment, which includes the gate electrodes of a single-layer structure.
  • FIG. 22 is a sectional view of the semiconductor device according to a modification of the first embodiment, which includes the gate electrodes of the single-layer structure.
  • FIG. 23 is a sectional view of the semiconductor device according to the second embodiment, which includes the gate electrodes of the single-layer structure.
  • FIGS. 24A to 24 C are sectional views of the semiconductor device in the steps of the proposed method for fabricating the semiconductor device, which show the method (Part 1).
  • FIGS. 25A and 25B are sectional views of the semiconductor device in the steps of the proposed method for fabricating the semiconductor device, which show the method (Part 2).
  • FIG. 26 is a sectional view of a semiconductor device of the dual gate structure fabricated by the proposed method.
  • FIG. 27 is a plan view of the semiconductor device having the gate electrodes interconnected by an interconnection gate.
  • FIG. 28 is a sectional view of the semiconductor device having the gate electrodes interconnected by the interconnection electrode.
  • FIGS. 1A to 1 C are sectional views of the semiconductor device according to the present embodiment.
  • FIG. 2 is a plan view of the semiconductor device according to the present embodiment.
  • FIGS. 3A to 12 C are sectional views of the semiconductor device according to the present invention in the steps of the method for fabricating the same, which explain the method.
  • FIG. 1A is the sectional view along the line A-A′ in FIG. 2 and shows a p-channel MISFET.
  • FIG. 1B is the sectional view along the line B-B′ in FIG. 2 and shows an n-channel MISFET.
  • FIG. 1C is the sectional view along the line C-C′ in FIG. 2 and shows the sectional view along the gate electrode.
  • an element isolation region 12 for defining element regions is formed on a semiconductor substrate 10 of p-type silicon.
  • the region 14 a on the left side of the drawing of FIG. 1C is a region for the p-channel MISFET to be formed in.
  • the region 14 b on the right side of the drawing of FIG. 1C is a region for the n-channel MISFET to be formed in.
  • an insulation film 16 of a 1 nm-thickness SiO 2 film and a 5 nm-thickness Ta 2 O 5 film is formed.
  • a 10 nm-thickness Pt film 18 is formed on the insulation film 16 .
  • a 110 to 135 nm-thickness tungsten (W) film 20 is formed on the Pt film 18 .
  • a film thickness of the tungsten film 20 is, e.g., 114 nm.
  • the Pt film 18 and the tungsten film 20 form the gate electrode 22 of the p-channel MISFET.
  • the insulation film 16 is formed also on the side wall of the gate electrode 22 .
  • the insulation film 16 functions also as the gate insulation film of the p-channel MISFET.
  • a sidewall insulation film 24 is formed on the side wall of the insulation film 16 .
  • a shallow doped-region 26 a doped shallow with a p-type dopant is formed in the semiconductor substrate 10 on both sides of the gate electrode 22 .
  • a deep doped-region 26 b doped deep with an p-type dopant is formed in the semiconductor substrate 10 on both sides of the gate electrode 22 with the sidewall insulation film 24 formed on.
  • the shallow doped-region 26 a and the deep doped-region 26 b formed a source/drain diffused layer 26 .
  • an insulation film 28 of a 1 nm-thickness SiO 2 film and a 5 nm-thickness Ta 2 O 5 film is formed.
  • a 10 nm-thickness TiN film 30 is formed on the insulation film 28 .
  • a 110 to 135 nm-thickness tungsten film 32 is formed on the TiN film 30 .
  • a thickness of the tungsten film 32 is, e.g., 114 nm.
  • the TiN film 30 and the tungsten film 32 form the gate electrode 34 of the n-channel MISFET.
  • the insulation film 28 is formed also on the side wall of the gate electrode 34 .
  • the insulation film 34 functions as the gate insulation film of the n-channel MISFET.
  • a sidewall insulation film 24 is formed on both sides of the insulation film 28 .
  • a shallow doped-region 36 a doped shallow with an n-type dopant is formed in the semiconductor substrate 10 on both sides of the gate electrode 34 .
  • a deep doped-region 36 b doped deep with an n-type dopant is formed in the semiconductor substrate 10 on both sides of the gate electrode 34 with the sidewall insulation film 24 formed on.
  • the shallow doped-region 36 a and the deep doped-region 36 form a source/drain diffused layer 36 .
  • the p-channel MISFET 38 a and the n-channel MISFET 38 b having such structures are buried in an inter-layer insulation film 40 of a 150 nm-thickness SiO 2 .
  • the gate insulation film 28 is formed between the gate electrode 22 and the gate electrode 34 .
  • a concavity 42 is formed in the top parts of the gate electrodes 22 , 34 and the insulation film 28 .
  • An interconnection electrode 44 of TiN film is buried in the concavity 42 .
  • the gate electrode 22 and the gate electrode 34 are electrically connected with each other by the interconnection electrode 44 .
  • the semiconductor device according to the present embodiment has such structure.
  • the element isolation region 12 for defining element regions is formed on a semiconductor substrate 10 of p-type silicon by high density plasma CVD.
  • a dummy gate insulation film 46 of a 5 nm-thickness SiO 2 is formed by thermal oxidation.
  • a 200 nm-thickness polysilicon film is formed by CVD. Then, the polysilicon film is etched by photolithography to form a dummy gate electrode 48 of the polysilicon.
  • a photoresist mask (not shown) exposing the region 14 a for the p-channel MISFET to be formed in is formed. Then, with the photoresist mask as a mask, a p-type dopant is implanted shallow into the semiconductor substrate 10 by self-alignment with the dummy gate electrode 48 . Thus, the shallow doped-region 26 a is formed in the semiconductor substrate 10 on both sides of the dummy gate electrode 48 .
  • the p-type dopant can be, e.g., B (boron), BF 2 or others.
  • a photoresist mask (not shown) exposing the region 14 b for the n-channel MISFET to be formed in is formed. Then, with the photoresist mask as a mask, an n-type dopant is implanted shallow into the semiconductor substrate 10 by self-alignment with the dummy gate electrode 48 . Thus, the shallow doped-region 36 a is formed in the semiconductor substrate 10 on both sides of the dummy gate electrode 48 .
  • the n-type dopant can be, e.g., P (phosphorus), As (Arsenic) or others.
  • Si 3 N 4 is formed on the entire surface. Then, a 60 nm-thickness Si 3 N 4 is formed on the entire surface. Then, the Si 3 N 4 film is anisotropically etched to form the sidewall insulation film 24 of the Si 3 N 4 on the side wall of the dummy gate electrode 48 .
  • a photoresist mask (not shown) exposing the region 14 a for the p-channel MISFET to be formed in is formed. Then, with the photoresist mask as a mask, a p-type dopant is implanted deep into the semiconductor substrate 10 by self-alignment with the dummy gate electrode 48 with the sidewall insulation film 24 formed on. Thus, the deep doped-region 26 b is formed in the semiconductor substrate 10 on both sides of the gate electrode 48 with the sidewall insulation film 24 formed on. Thus, the shallow doped-region 26 a and the deep doped-region 26 b form the source/drain diffused layer 26 .
  • a photoresist mask (not shown) exposing the region 14 b for the n-channel MISFET to be formed in is formed.
  • an n-type dopant is implanted deep into the semiconductor substrate 10 by self-alignment with the dummy electrode 48 with the sidewall insulation film 24 formed on.
  • the deep doped-region 36 b is formed in the semiconductor substrate 10 on both sides of the dummy gate electrode 48 with the sidewall insulation film 24 formed on.
  • the shallow doped-region 36 a and the deep doped-region 36 b form the source/drain diffused layer 36 .
  • thermal processing for activating the source/drain diffused layers 26 , 36 is performed.
  • the inter-layer insulation film 40 of an about 500 nm-thickness SiO 2 is formed on the entire surface by high density plasma CVD. Then, the inter-layer insulation film 40 is polished by CMP until the surface of the dummy gate electrode 48 is exposed.
  • a photoresist mask 50 for covering the region 14 b for the n-channel MISFET to be formed in is formed. Then, with the photoresist mask 50 as a mask, the dummy gate electrode 48 and the dummy gate insulation film 46 are etched. Thus, an opening 52 is formed down to the semiconductor substrate 10 (see FIGS. 4 A and 4 C).
  • the insulation film 16 is formed of the SiO 2 film and the Ta 2 O 5 film.
  • a 10 nm-thickness Pt film 18 is formed on the entire surface by sputtering.
  • a 300 nm-thickness tungsten film 20 is formed on the entire surface by CVD (see FIGS. 5 A and 5 C).
  • the tungsten film 20 , the Pt film 18 and the insulation film 16 are polished by CMP until the surface of the inter-layer insulation film 40 is exposed.
  • the insulation film 16 of the SiO 2 film and the Ta 2 O 5 film, and the gate electrode 22 of the Pt film and the tungsten film are buried in the opening 52 .
  • the p-channel MISFET 38 a having the gate electrode 22 of the Pt film 18 and the tungsten film 20 is formed (see FIGS. 6 A and 6 C).
  • a photoresist mask 54 for covering the region 14 a for the p-channel MISFET to be formed in is formed. Then, with the photoresist mask 54 as a mask, the dummy gate electrode 48 and the dummy gate insulation film 46 are etched. Thus, an opening 56 is formed down to the semiconductor substrate 10 (see FIGS. 7 A and 7 C).
  • a 1 nm-thickness SiO 2 film is formed on the entire surface by CVD.
  • a 5 nm-thickness Ta 2 O 5 film is formed on the entire surface by CVD.
  • the insulation film 28 of the SiO 2 film and the Ta 2 O 5 film is formed.
  • the TiN film 30 of a 10 nm-thickness is formed on the entire surface by CVD.
  • the tungsten film 32 of a 300 nm-thickness is formed on the entire surface by CVD (see FIGS. 8 A and 8 C).
  • the tungsten film 32 , the TiN film 30 and the insulation film 28 are polished by CMP until the surface of the inter-layer insulation film 40 is exposed.
  • the insulation film 28 of the SiO 2 film and the Ta 2 O 5 film, the gate electrode 34 of the TiN film 30 and the tungsten film 32 are buried in the opening 56 .
  • the n-channel MISFET 38 b having the gate electrode 34 of the TiN film 30 and the tungsten film 32 is formed (see FIGS. 9 A and 9 C).
  • the gate electrodes 22 , 34 and the insulation films 16 , 28 are polished by CMP to thereby form the concavity 42 of an about 20 nm-depth from the surface of the inter-layer insulation film 40 .
  • a polishing agent is, e.g., silica as grains, and hydrogen peroxide as an oxidation agent. Such polishing agent can highly selectively polish the tungsten films 20 , 32 to thereby to form the concavity 42 (see FIGS. 10 A and 10 C).
  • the TiN film 58 of a 100 nm-thickness is formed on the entire surface by sputtering (see FIGS. 11A to 11 C).
  • a polishing agent is, e.g., one containing alumina as a main component.
  • a rotation number of the platen is, e.g., 50 rpm, and a rotation number of the head is, e.g., 50 rpm.
  • a pressing pressure to the side of the main is, e.g., 4.0 psi (pounds per square inch), and a pressing force to the side of the back is, e.g., 3.5 psi.
  • the interconnection electrode 44 of the TiN film 58 is buried in the concavity 42 .
  • the semiconductor device according to the present embodiment is thus fabricated.
  • the semiconductor device according to the present embodiment is characterized mainly in that the interconnection electrode 44 is buried in the concavity 42 formed in the gate electrodes 22 , 34 and the gate insulation film 28 .
  • the contact regions In the semiconductor device shown in FIG. 27, in order to interconnect the gate electrode and the gate electrode with each other, the contact regions must be provided respectively in the gate electrodes, which is a factor for hindering the integration.
  • the interconnection electrode 44 is buried in the concavity 42 formed in the gate electrodes 22 , 34 and the insulation film 28 , electrically interconnecting the gate electrode 22 and the gate electrodes 34 with each other, which is beneficial to the integration of the semiconductor device.
  • the alignment error taking place in forming the interconnection electrode causes defective interconnection, which often lowers fabrication yields of the semiconductor device.
  • the interconnection electrode 44 is may be buried in the concavity 42 formed in the gate electrodes 22 , 34 and the insulation film 28 , which makes the alignment for forming the interconnection electrode 44 unnecessary.
  • the semiconductor device can be micronized at high yields.
  • the interconnection electrode 44 is buried in the concavity 42 formed in the gate electrodes 22 , 34 and the insulation film 28 , and accordingly, the interconnection electrode is never projected beyond the interconnection insulation film, as is in the semiconductor device shown in FIG. 28 .
  • the formation of concavities and convexities with respect to the surface of the inter-layer insulation film can be precluded. This leads to the fabrication of the semiconductor device of the multi-layer structure having high reliability at high yields.
  • FIGS. 13A to FIG. 13C are sectional views of the semiconductor device according to the present embodiment.
  • FIGS. 14A to 14 C are sectional views of the semiconductor device according to the present embodiment in the steps of the method for fabricating the same, which show the method.
  • the semiconductor device according to the present modification is characterized mainly in that a dummy gate electrode 48 is left between the gate electrode 22 and the gate electrode
  • a concavity 42 is formed on the top parts of the gate electrodes 22 , 34 , the insulation films 16 , 28 and the dummy gate electrode 48 , and the interconnection electrode 44 is buried in the concavity 42 .
  • the same semiconductor device as the semiconductor device according to the first embodiment shown in FIG. 1 can be provided.
  • FIGS. 14A to 14 C are the sectional views along the line C-C′ in FIG. 2 .
  • the method for fabricating the semiconductor device according to the present modification is the same up to the step of forming the gate electrode 22 including the step as in the method for fabricating the semiconductor device according to the first embodiment shown in FIGS. 3A to 6 C, and the explanation of the method up to the step is not repeated.
  • a photoresist mask 54 a for covering a region 14 a for a p-channel MISFET to be formed in is formed.
  • the photoresist mask 54 a as a mask, the dummy gate electrode 48 and the dummy gate insulation film 46 are etched.
  • the part of the dummy gate electrode 48 is left when the dummy gate electrode 58 is etched.
  • the top parts of the gate electrodes 22 , 34 , the insulation films 16 , 28 and the dummy gate electrode 48 are polished to form the concavity 42 (see FIG. 14 B).
  • the following step of forming a TiN film 58 is the same as in the method for fabricating the semiconductor device according to the first embodiment shown in FIGS. 11A to 11 C, and its explanation is not repeated.
  • the interconnection electrode 44 of the TiN film 58 is buried in the concavity 42 .
  • the semiconductor device according to the present modification is fabricated (see FIG. 14 C).
  • the same semiconductor device as that according to the first embodiment can be provided.
  • FIGS. 15A to 15 C are sectional views of the semiconductor device according to the present embodiment, which explain the semiconductor device.
  • FIGS. 16A to 20 C are sectional views of the semiconductor device according to the present embodiment in the steps of the method for fabricating the semiconductor device, which explain the method.
  • the same members of the present embodiment as those of the semiconductor device according to the first embodiment and the method for fabricating the semiconductor device shown in FIGS. 1A to 14 C are represented by the same reference numbers not to repeat or to simplify their explanation.
  • the semiconductor device according to the present embodiment includes insulation films 16 a , 28 a formed of a material different from that of the insulation films 16 , 28 of the semiconductor device according to the first embodiment. Specifically, the insulation films 16 a , 28 a are formed of Si 3 N 4 .
  • the top parts of the insulation films 16 a , 28 a are etched by an about 20 nm-depth with respect to the surface of the inter-layer insulation film 40 , forming a concavity 42 a.
  • An interconnection electrode 44 a of TiN is buried in the concavity 42 a.
  • the semiconductor device according to the present embodiment has such structure.
  • the steps up to the step of etching a dummy gate electrode 48 in a region 14 a for a p-channel MISFET including the step are the same as those of the method for fabricating the semiconductor device according to the first embodiment shown in FIGS. 3A to 4 C, and their explanation is not repeated.
  • the insulation film 16 a of a 5 nm-thickness Si 3 N 4 is formed on the entire surface by CVD (see FIGS. 16A to 16 C).
  • the insulation film 28 a of a 5 nm-thickness Si 3 N 4 is formed on the entire surface by CVD (see FIGS. 17A to 17 C).
  • the following steps of forming the gate electrode 34 are the same as those of the method for fabricating the semiconductor device according to the first embodiment shown in FIGS. 9A to 9 C, and their explanation is not repeated.
  • the insulation films 16 a , 28 a are etched by an about 20 nm-depth with respect to the surface of the inter-layer insulation film 40 by dry etching.
  • the concavity of an about 20 nm-depth is formed (see FIGS. 18A to 18 C).
  • a 100 nm-thickness TiN film 58 is formed on the entire surface by CVD (see FIGS. 19A to 19 B).
  • the TiN film 58 is polished by CMP until the surface of the inter-layer insulation film is exposed.
  • the interconnection electrode 44 a of the TiN film 58 is buried in the concavity 42 (see FIGS. 20A to 20 C).
  • the semiconductor device according to the present embodiment is thus fabricated.
  • the top parts of the insulation films 16 a , 28 a are etched to thereby form the concavity 42 a , and the interconnection electrode 44 a is buried in the concavity 42 a .
  • the interconnection electrode 44 a buried in the concavity 42 a electrically interconnects the gate electrode 22 and the gate electrode 34 with each other, whereby the present embodiment can provide the same semiconductor device as the first embodiment.
  • FIG. 21 is a sectional view of the semiconductor device according to the first embodiment shown in FIGS. 1A to 1 C, which includes the gate electrodes of the single layer structure.
  • the gate electrode 22 a of the p-channel MISFET 38 a is formed of a Pt film 18 alone, and the gate electrode 34 a of the n-channel MISFET 38 b is formed of a TiN film 30 alone.
  • FIG. 22 is a sectional view of the semiconductor device according to the modification of the first embodiment shown in FIGS. 13A to 13 C, which includes the gate electrodes have the single layer structure.
  • FIG. 23 is a sectional view of the semiconductor device according to the second embodiment shown in FIGS. 15A to 15 C, which includes the gate electrodes of the single layer structure.
  • the insulation films 16 , 28 are formed of Ta 2 O 5 film but may not be formed essentially of Ta 2 O 5 film.
  • the insulation films 16 , 28 may be formed of, e.g., Si 3 N 4 film, Al 2 O 3 film, ZrO 2 film, ZrSiO 2 film, HfO 2 film, HfSiO 2 film or others.
  • the gate electrodes 22 , 34 are formed of tungsten film 20 , 32 but are not formed essentially of tungsten film.
  • the gate electrodes 22 , 34 may be formed of, e.g., Al film or others.
  • the gate electrode 22 of the p-channel MISFET 38 a is formed of Pt of an about 5.3 eV work function but may not be essentially formed of Pt.
  • the gate electrode 22 may be formed of any material as long as the material has a work function suitable for the material of the gate electrode of the p-channel MISFET 38 a .
  • Re Rhium
  • Ir Iridium
  • Pd Palladium of an about 4.8 eV work function
  • Rh (Rhodium) of an about 4.8 eV work function or others may be used.
  • the interconnection electrode is formed of TiN but is not formed essentially of TiN.
  • the interconnection electrode may be formed suitably of a multi-layer film of, e.g., Ti and TiN.
  • silicon substrates are used, but silicon substrates are not essential. Any semiconductor substrate may be used.
  • the gate electrodes are formed of metal-based materials but may be formed of any material other than metal-based materials.
  • the present invention is applicable to semiconductor devices and method for fabricating the semiconductor devices, and are useful specifically for semiconductor devices having the gate electrodes formed of a metal-based material and method for fabricating the semiconductor devices.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

A semiconductor device comprises a first transistor 38 a having a first gate electrode 22; a second transistor 38 b having a second gate electrode 34 which is different from the first gate electrode; an insulation film 28 formed between the first gate electrode and the second gate electrode; and an interconnection electrode 44 buried in a concavity 42 formed in the first gate electrode, the second gate electrode and the insulation film and electrically interconnecting the first gate electrode and the second gate electrode. The interconnection electrode is buried in the concavity formed in the first gate electrode, the second gate electrode and the insulation film, and the interconnection electrodes electrically interconnects the first gate electrode and the second gate electrode, whereby the semiconductor device can have high integration and can be reliable.

Description

CROSS REFERENCE TO RELATED APPLICATION
This application is a Continuation of PCT application No. PCT/JP00/01838, which was filed on Mar. 24, 2000, and which designated the United States.
TECHNICAL FIELD
The present invention relates to a semiconductor device and a method for fabricating the semiconductor device, more specifically a semiconductor device including the gate electrodes formed of a metal-based material and a method for fabricating the semiconductor device.
BACKGROUND ART
Recently, information amounts for electronic equipments to process are on increase, and larger-scale, higher speed semiconductor integrated circuits are required. This is accompanied by micronization and speed-up of semiconductor devices.
Conventionally, polysilicon has been widely used in the gate electrodes of MIS (Metal Insulator Semiconductor) transistors, and due to the high resistance of polysilicon, the gate electrodes have large signal delays. As semiconductor devices are more micronized, the signal delay of the gate electrodes becomes more serious. It is necessary to make the gate electrodes less resistant.
As techniques for making the gate electrodes less resistant, semiconductor devices of the polycide structure and the salicide (Self-Aligned Silicide) structure are proposed. Recently, as the semiconductor devices are further micronized, the gate electrodes are required to be less resistant.
To make the gate electrodes less resistant it is proposed to use metals as materials of the gate electrodes. The conventionally used processes cannot be used in cases of using metals as materials of the gate electrodes. When the gate electrodes are formed of a metal, the heat processing for activating the sources/drains often damages the gate electrodes or increases leak current of the gate insulation film.
A technique which can prohibit the gate electrode damage and the gate leak current increase even in a case the gate electrodes are formed of a metal is proposed in the specification of Japanese Patent Laid-Open Publication No. Hei 10-189966/1998 and International Electron Device Meeting, TECHNICAL DIGEST, 1998, p.777-780.
The proposed semiconductor device fabrication method will be explained with reference to FIGS. 24A to 25B. FIGS. 24A to 25B are sectional views of the semiconductor device in the steps of the fabrication method.
As shown in FIG. 24A, first dummy gate electrodes 148 are formed of polysilicon on a semiconductor substrate 110 with a dummy gate insulation film 146 formed therebetween. Next, a dopant is implanted shallowly in the semiconductor substrate by self-alignment with the dummy gate electrodes to form a shallow doped-region 136 a. A sidewall insulation film 124 is formed on the side walls of the dummy gate electrodes 148. A dopant is implanted deeply in the semiconductor substrate by self-alignment with the dummy gate electrodes with the sidewall insulation film 124 formed on to form a deep doped-region 136 b. Thus a source/drain diffused layer 136 is formed of the shallow doped-region 136 a and the deep doped-region 136 b. Next a high-temperature thermal processing is performed for activating the sources/drains.
Next, an inter-layer insulation film 140 is formed on the entire surface and planarized until the upper surfaces of the dummy gate electrodes 148 are exposed (see FIG. 24B).
Next, the dummy gate electrodes 148 and the dummy gate insulation film 146 are etched to form openings 156 down to the semiconductor substrate 110 (see FIG. 24C).
Then, an insulation film 128 is formed on the entire surface. Then, a TiN film 130 is formed on the entire surface (see FIG. 25A).
Next, the TiN film 130 and the insulation film 128 are polished by CMP (Chemical Mechanical Polishing) until the surface of the inter-layer insulation film 140 is exposed. Thus, the gate insulation film 128, and a gate electrode 134 of the TiN film are buried in the openings 156 (see FIG. 25B).
In the semiconductor device fabricated by the proposed fabrication method, after the high-temperature thermal processing for activating the sources/drains, the dummy gate electrodes and the dummy gate insulation film are etched, and then the gate insulation film and the gate electrodes are formed, whereby even in a case that the gate electrodes are formed of a metal, the gate electrode damage and gate leak current increase can be precluded.
On the other hand, recently semiconductor devices of the dual gate structure have been proposed as a technique which can realize low threshold voltages while depressing the short channel effect of the transistors. A semiconductor device of the dual gate structure is a semiconductor device having the gate electrodes of the p-channel MISFETs (Metal Insulator Semiconductor Field Effect Transistors) and the gate electrodes of the n-channel MISFETs formed of materials different from each other. Generally, the gate electrodes of the n-channel MISFETs are formed of n-type polysilicon, and the gate electrodes of the p-channel MISFETs are formed of p-type polysilicon. Semiconductor devices of such dual gate structure can realize low threshold volatges while depressing the short channel effect of the transistors, which is useful especially in semiconductor devices whose gate lengths are below 0.25 μm.
Here, it is considered to fabricate a semiconductor device of the dual gate structure by using the method shown in FIGS. 24A to 25B. FIG. 26 is a sectional view of the semiconductor device of the dual gate structure fabricated by using the proposed method.
As shown in FIG. 26, an element isolation region 112 for defining element regions is formed on a semiconductor substrate 110. An inter-layer insulation film 140 is formed on the semiconductor substrate 110 with the element isolation region 112 formed on.
A gate insulation film 116 and a gate electrode 122 of Pt are buried in the inter-layer insulation film 140 in a region 114 a for a p-channel MISFET to be formed in. A gate insulation film 128 and a gate electrode 134 of TiN film are formed in the inter-layer insulation film 140 in a region 114 b for an n-channel MISFET to be formed in. Thus, the gate electrode 122 of the p-channel MISFET 138 a and the gate electrode 134 of the n-channel MISFET 138 b form the semiconductor device using metal-based materials different from each other.
However, in the semiconductor device shown in FIG. 26, because of the gate insulation film 128 formed on the side wall of the gate electrodes 134, the gate electrode 122 and the gate electrode 134 are insulated from each other by the gate insulation film 128. Accordingly, the semiconductor device shown in FIG. 26 cannot normally operate.
Here, it is also considered to connect the gate electrode 122 and the gate electrode 134 by means of an interconnection electrode. FIG. 27 is a plan view of the semiconductor device having the gate electrodes interconnected with each other by means of the interconnection electrode.
As shown in FIG. 27, a contact region 122 a is formed in the gate electrode 122, and a contact region 134 a is formed in the gate electrode 134. A source/drain diffused layer 126 is formed in the semiconductor substrate on both sides of the gate electrode 122, and a source/drain diffused layer 136 is formed in the semiconductor substrate on both sides of the gate electrode 134.
An interconnection electrode 135 for interconnecting the contact region 122 a and the contact region 134 a is formed on the contact region 122 a and the contact region 134 a. The thus formed interconnection electrode 135 can electrically interconnect the gate electrode 122 and the gate electrode 134 with each other.
However, in the semiconductor device shown in FIG. 27, the contact regions 122 a, 134 a must be formed respectively in the gate electrode 122 and the gate electrode 134, which restricts the freedom degree of the design and makes it difficult to integrate the semiconductor device vertically as viewed in the drawing. Thus, the semiconductor device shown in FIG. 27 ignores the original significance of providing a micronized semiconductor device.
Furthermore, the gate electrodes tend to be more micronized, which makes it very difficult to align the interconnection electrode with the gate electrodes. Specifically, the alignment precision is about 100 to 150 nm in the current fabrication process, and it is very difficult to securely interconnect the gate electrodes with each other by the interconnection electrode of, e.g., an about 150 nm-width. This makes the interconnection between the interconnection electrode and the gate electrode defective, which leads to lower fabrication yields of the semiconductor device.
In a case that the gate electrodes are connected to each other by the interconnection electrode, as shown in FIG. 28, the interconnection electrodes 135 is projected beyond the surface of the inter-layer insulation film 140. That is, cavities and concavities are generally formed. Accordingly, in fabricating a semiconductor device of a multi-layer structure, defective wiring, etc. tend to take place above the interconnection electrode 135, which leads to a factor for lower fabrication yields of the semiconductor device.
An object of the present invention is to provide a semiconductor device having the gate electrodes of transistors of different conduction types from each other formed of different metal-based materials from each other, which can be fabricated with improved integration and improved yields, and a method for fabricating the semiconductor device.
DISCLOSURE OF THE INVENTION
The above-described object is achieved by a semiconductor device comprising: a first transistor having a first gate electrode; a second transistor having a second gate electrode which is different from the first gate electrodes; an insulation film formed between the first gate electrode and the second gate electrode; and an interconnection electrode buried in a concavity formed in the first gate electrode, the second gate electrode and the insulation film and electrically interconnecting the first gate electrode and the second gate electrode. The interconnection electrode is buried in the concavity formed in the first gate electrode, the second gate electrode and the insulation film to electrically interconnect the first gate electrode and the second gate electrode, whereby the semiconductor device can have higher integration and can be highly reliable.
The above-described object is achieved by a semiconductor device comprising: a first transistor having a first gate electrode; a second transistor having a second gate electrode which is different from the first gate electrodes; an insulation film formed between the first gate electrode and the second gate electrode; and an interconnection electrode buried in a concavity formed in the insulation film and electrically interconnecting the first gate electrode and the second gate electrode. The interconnection electrode is buried in the concavity formed in the insulation film to electrically interconnect the first gate electrode and the second gate electrode, whereby the semiconductor device can have high integration and can be highly reliable.
The above-described object is achieved by a method for fabricating a semiconductor device comprising the steps of: forming a dummy gate electrode in a first region and a second region on a semiconductor substrate; forming a first insulation film for covering the side wall of the dummy gate electrode on the semiconductor substrate; etching the dummy gate electrode in the first region to form in the first region a first opening down to the semiconductor substrate; forming a second insulation film in the first opening; forming a first gate electrode in the first opening with the second insulation film formed on; etching the dummy gate electrode in the second region to form in the second region a second opening down to the semiconductor substrate; forming a third insulation film in the second opening: forming a second gate electrode which is different from the first gate electrode in the second opening with the third insulation film formed on; removing top parts of the first gate electrode, the third insulation film and the second gate electrodes to form a concavity; and burying in the concavity an interconnection electrode electrically interconnecting the first gate electrode and the second gate electrode. The interconnection electrode is buried in the concavity formed in the first gate electrode, the second gate electrode and the insulation film to electrically interconnect the first gate electrode and the second gate electrode, whereby the semiconductor device can have higher integration and can be highly reliable.
The above-described object is achieved by a method for fabricating a semiconductor device comprising the steps of: forming a dummy gate electrode in a first region and a second region on a semiconductor substrate; forming a first insulation film for covering the side wall of the dummy gate electrode on the semiconductor substrate; etching the dummy gate electrode in the first region to form in the first region a first opening down to the semiconductor substrate; forming a second insulation film in the first opening; forming a first gate electrode in the first opening with the second insulation film formed on; etching the dummy gate electrode in the second region to form in the second region a second opening down to the semiconductor substrate; forming a third insulation film in the second opening: forming a second gate electrode which is different from the first gate electrode in the second opening with the third insulation film formed on; etching a top part of the third insulation film between the first gate electrode and the second gate electrode to form a concavity; and burying in the concavity an interconnection electrode for electrically interconnecting the first gate electrode and the second gate electrode. The interconnection electrode is buried in the concavity formed in the insulation film to electrically interconnect the first gate electrode and the second gate electrode, whereby the semiconductor device can have higher integration and can be highly reliable.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1A to 1C are sectional views of the semiconductor device according to a first embodiment of the present invention.
FIG. 2 is a plan view of the semiconductor device according to the first embodiment of the present invention.
FIGS. 3A to 3C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 1).
FIGS. 4A to 4C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 2).
FIGS. 5A to 5C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 3).
FIGS. 6A to 6C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 4).
FIGS. 7A to 7C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 5).
FIGS. 8A to 8C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 6).
FIGS. 9A to 9C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 7).
FIGS. 10A to 10C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 8).
FIGS. 11A to 11C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 9).
FIGS. 12A to 12C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 10).
FIGS. 13A to 13C are sectional views of the semiconductor device according to a modification of the first embodiment of the present invention, which explain the semiconductor device.
FIGS. 14A to 14C are sectional views of the semiconductor device according to the modification of the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method.
FIGS. 15A to 15C are sectional views of the semiconductor device according to a second embodiment of the present invention.
FIGS. 16A to 16C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 1).
FIGS. 17A to 17C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 2).
FIGS. 18A to 18C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 3).
FIGS. 19A to 19C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 4).
FIGS. 20A to 20C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 5).
FIG. 21 is a sectional view of the semiconductor device according to the first embodiment, which includes the gate electrodes of a single-layer structure.
FIG. 22 is a sectional view of the semiconductor device according to a modification of the first embodiment, which includes the gate electrodes of the single-layer structure.
FIG. 23 is a sectional view of the semiconductor device according to the second embodiment, which includes the gate electrodes of the single-layer structure.
FIGS. 24A to 24C are sectional views of the semiconductor device in the steps of the proposed method for fabricating the semiconductor device, which show the method (Part 1).
FIGS. 25A and 25B are sectional views of the semiconductor device in the steps of the proposed method for fabricating the semiconductor device, which show the method (Part 2).
FIG. 26 is a sectional view of a semiconductor device of the dual gate structure fabricated by the proposed method.
FIG. 27 is a plan view of the semiconductor device having the gate electrodes interconnected by an interconnection gate.
FIG. 28 is a sectional view of the semiconductor device having the gate electrodes interconnected by the interconnection electrode.
BEST MODES FOR THE CARRYING OUT THE INVENTION
(A First Embodiment)
The semiconductor device according to a first embodiment of the present invention will be explained with reference to FIGS. 1A to 12C. FIGS. 1A to 1C are sectional views of the semiconductor device according to the present embodiment. FIG. 2 is a plan view of the semiconductor device according to the present embodiment. FIGS. 3A to 12C are sectional views of the semiconductor device according to the present invention in the steps of the method for fabricating the same, which explain the method.
(The Semiconductor Device)
The semiconductor device according to the present embodiment will be explained with reference to FIGS. 1A to 2. FIG. 1A is the sectional view along the line A-A′ in FIG. 2 and shows a p-channel MISFET. FIG. 1B is the sectional view along the line B-B′ in FIG. 2 and shows an n-channel MISFET. FIG. 1C is the sectional view along the line C-C′ in FIG. 2 and shows the sectional view along the gate electrode.
As shown in FIG. 1C, an element isolation region 12 for defining element regions is formed on a semiconductor substrate 10 of p-type silicon.
The region 14 a on the left side of the drawing of FIG. 1C is a region for the p-channel MISFET to be formed in. The region 14 b on the right side of the drawing of FIG. 1C is a region for the n-channel MISFET to be formed in.
In the region 14 a for the p-channel MISFET to be formed in, as shown in FIG. 1A, an insulation film 16 of a 1 nm-thickness SiO2 film and a 5 nm-thickness Ta2O5 film is formed.
A 10 nm-thickness Pt film 18 is formed on the insulation film 16. A 110 to 135 nm-thickness tungsten (W) film 20 is formed on the Pt film 18. A film thickness of the tungsten film 20 is, e.g., 114 nm. The Pt film 18 and the tungsten film 20 form the gate electrode 22 of the p-channel MISFET.
The insulation film 16 is formed also on the side wall of the gate electrode 22. The insulation film 16 functions also as the gate insulation film of the p-channel MISFET. A sidewall insulation film 24 is formed on the side wall of the insulation film 16.
A shallow doped-region 26 a doped shallow with a p-type dopant is formed in the semiconductor substrate 10 on both sides of the gate electrode 22. A deep doped-region 26 b doped deep with an p-type dopant is formed in the semiconductor substrate 10 on both sides of the gate electrode 22 with the sidewall insulation film 24 formed on. The shallow doped-region 26 a and the deep doped-region 26 b formed a source/drain diffused layer 26.
On the other hand, in the region 14 b for the n-channel MISFET to be formed in, as shown in FIG. 1B, an insulation film 28 of a 1 nm-thickness SiO2 film and a 5 nm-thickness Ta2O5 film is formed.
A 10 nm-thickness TiN film 30 is formed on the insulation film 28. A 110 to 135 nm-thickness tungsten film 32 is formed on the TiN film 30. A thickness of the tungsten film 32 is, e.g., 114 nm. The TiN film 30 and the tungsten film 32 form the gate electrode 34 of the n-channel MISFET.
The insulation film 28 is formed also on the side wall of the gate electrode 34. The insulation film 34 functions as the gate insulation film of the n-channel MISFET. A sidewall insulation film 24 is formed on both sides of the insulation film 28.
In the semiconductor substrate 10 on both sides of the gate electrode 34, a shallow doped-region 36 a doped shallow with an n-type dopant is formed. A deep doped-region 36 b doped deep with an n-type dopant is formed in the semiconductor substrate 10 on both sides of the gate electrode 34 with the sidewall insulation film 24 formed on. The shallow doped-region 36 a and the deep doped-region 36 form a source/drain diffused layer 36.
The p-channel MISFET 38 a and the n-channel MISFET 38 b having such structures are buried in an inter-layer insulation film 40 of a 150 nm-thickness SiO2.
As shown in FIG. 1C, the gate insulation film 28 is formed between the gate electrode 22 and the gate electrode 34.
A concavity 42 is formed in the top parts of the gate electrodes 22, 34 and the insulation film 28. An interconnection electrode 44 of TiN film is buried in the concavity 42.
As shown in FIG. 1C, the gate electrode 22 and the gate electrode 34 are electrically connected with each other by the interconnection electrode 44.
The semiconductor device according to the present embodiment has such structure.
(Method for Fabricating the Semiconductor Device)
Next, the method for fabricating the semiconductor device will be explained with reference to FIG. 3A to FIG. 12C.
As shown in FIGS. 3A to 3C, first, the element isolation region 12 for defining element regions is formed on a semiconductor substrate 10 of p-type silicon by high density plasma CVD.
Next, a dummy gate insulation film 46 of a 5 nm-thickness SiO2 is formed by thermal oxidation.
Then, a 200 nm-thickness polysilicon film is formed by CVD. Then, the polysilicon film is etched by photolithography to form a dummy gate electrode 48 of the polysilicon.
Next, a photoresist mask (not shown) exposing the region 14 a for the p-channel MISFET to be formed in is formed. Then, with the photoresist mask as a mask, a p-type dopant is implanted shallow into the semiconductor substrate 10 by self-alignment with the dummy gate electrode 48. Thus, the shallow doped-region 26 a is formed in the semiconductor substrate 10 on both sides of the dummy gate electrode 48. The p-type dopant can be, e.g., B (boron), BF2 or others.
Next, a photoresist mask (not shown) exposing the region 14 b for the n-channel MISFET to be formed in is formed. Then, with the photoresist mask as a mask, an n-type dopant is implanted shallow into the semiconductor substrate 10 by self-alignment with the dummy gate electrode 48. Thus, the shallow doped-region 36 a is formed in the semiconductor substrate 10 on both sides of the dummy gate electrode 48. The n-type dopant can be, e.g., P (phosphorus), As (Arsenic) or others.
Then, a 60 nm-thickness Si3N4 is formed on the entire surface. Then, the Si3N4 film is anisotropically etched to form the sidewall insulation film 24 of the Si3N4 on the side wall of the dummy gate electrode 48.
Then, a photoresist mask (not shown) exposing the region 14 a for the p-channel MISFET to be formed in is formed. Then, with the photoresist mask as a mask, a p-type dopant is implanted deep into the semiconductor substrate 10 by self-alignment with the dummy gate electrode 48 with the sidewall insulation film 24 formed on. Thus, the deep doped-region 26 b is formed in the semiconductor substrate 10 on both sides of the gate electrode 48 with the sidewall insulation film 24 formed on. Thus, the shallow doped-region 26 a and the deep doped-region 26 b form the source/drain diffused layer 26.
Next, a photoresist mask (not shown) exposing the region 14 b for the n-channel MISFET to be formed in is formed. With the photoresist mask as a mask, an n-type dopant is implanted deep into the semiconductor substrate 10 by self-alignment with the dummy electrode 48 with the sidewall insulation film 24 formed on. Thus, the deep doped-region 36 b is formed in the semiconductor substrate 10 on both sides of the dummy gate electrode 48 with the sidewall insulation film 24 formed on. Thus, the shallow doped-region 36 a and the deep doped-region 36 b form the source/drain diffused layer 36.
Then, thermal processing for activating the source/drain diffused layers 26, 36 is performed.
Then, the inter-layer insulation film 40 of an about 500 nm-thickness SiO2 is formed on the entire surface by high density plasma CVD. Then, the inter-layer insulation film 40 is polished by CMP until the surface of the dummy gate electrode 48 is exposed.
Next, a photoresist mask 50 for covering the region 14 b for the n-channel MISFET to be formed in is formed. Then, with the photoresist mask 50 as a mask, the dummy gate electrode 48 and the dummy gate insulation film 46 are etched. Thus, an opening 52 is formed down to the semiconductor substrate 10 (see FIGS. 4A and 4C).
Next, a 1 nm-thickness SiO2 film is formed on the entire surface by CVD. Next, a 5 nm-thickness Ta2O5 film is formed on the entire surface by CVD. Thus, the insulation film 16 is formed of the SiO2 film and the Ta2O5 film.
Next, a 10 nm-thickness Pt film 18 is formed on the entire surface by sputtering.
Then, a 300 nm-thickness tungsten film 20 is formed on the entire surface by CVD (see FIGS. 5A and 5C).
Then, the tungsten film 20, the Pt film 18 and the insulation film 16 are polished by CMP until the surface of the inter-layer insulation film 40 is exposed. Thus, the insulation film 16 of the SiO2 film and the Ta2O5 film, and the gate electrode 22 of the Pt film and the tungsten film are buried in the opening 52.
Thus, the p-channel MISFET 38 a having the gate electrode 22 of the Pt film 18 and the tungsten film 20 is formed (see FIGS. 6A and 6C).
Next, a photoresist mask 54 for covering the region 14 a for the p-channel MISFET to be formed in is formed. Then, with the photoresist mask 54 as a mask, the dummy gate electrode 48 and the dummy gate insulation film 46 are etched. Thus, an opening 56 is formed down to the semiconductor substrate 10 (see FIGS. 7A and 7C).
Next, a 1 nm-thickness SiO2 film is formed on the entire surface by CVD. Then, a 5 nm-thickness Ta2O5 film is formed on the entire surface by CVD. Thus, the insulation film 28 of the SiO2 film and the Ta2O5 film is formed.
Next, the TiN film 30 of a 10 nm-thickness is formed on the entire surface by CVD.
Next, the tungsten film 32 of a 300 nm-thickness is formed on the entire surface by CVD (see FIGS. 8A and 8C).
Then, the tungsten film 32, the TiN film 30 and the insulation film 28 are polished by CMP until the surface of the inter-layer insulation film 40 is exposed. Thus, the insulation film 28 of the SiO2 film and the Ta2O5 film, the gate electrode 34 of the TiN film 30 and the tungsten film 32 are buried in the opening 56.
Thus, the n-channel MISFET 38 b having the gate electrode 34 of the TiN film 30 and the tungsten film 32 is formed (see FIGS. 9A and 9C).
Next, the gate electrodes 22, 34 and the insulation films 16, 28 are polished by CMP to thereby form the concavity 42 of an about 20 nm-depth from the surface of the inter-layer insulation film 40. A polishing agent is, e.g., silica as grains, and hydrogen peroxide as an oxidation agent. Such polishing agent can highly selectively polish the tungsten films 20, 32 to thereby to form the concavity 42 (see FIGS. 10A and 10C).
Then, the TiN film 58 of a 100 nm-thickness is formed on the entire surface by sputtering (see FIGS. 11A to 11C).
Next, the TiN film 58 is polished by CMP until the inter-layer insulation film 40 is exposed. A polishing agent is, e.g., one containing alumina as a main component. A rotation number of the platen is, e.g., 50 rpm, and a rotation number of the head is, e.g., 50 rpm. A pressing pressure to the side of the main is, e.g., 4.0 psi (pounds per square inch), and a pressing force to the side of the back is, e.g., 3.5 psi.
Thus, the interconnection electrode 44 of the TiN film 58 is buried in the concavity 42.
The semiconductor device according to the present embodiment is thus fabricated.
The semiconductor device according to the present embodiment is characterized mainly in that the interconnection electrode 44 is buried in the concavity 42 formed in the gate electrodes 22, 34 and the gate insulation film 28. In the semiconductor device shown in FIG. 27, in order to interconnect the gate electrode and the gate electrode with each other, the contact regions must be provided respectively in the gate electrodes, which is a factor for hindering the integration. In the semiconductor device according to the present embodiment, the interconnection electrode 44 is buried in the concavity 42 formed in the gate electrodes 22, 34 and the insulation film 28, electrically interconnecting the gate electrode 22 and the gate electrodes 34 with each other, which is beneficial to the integration of the semiconductor device.
In the semiconductor device shown in FIG. 27, the alignment error taking place in forming the interconnection electrode causes defective interconnection, which often lowers fabrication yields of the semiconductor device. In the present embodiment, however, the interconnection electrode 44 is may be buried in the concavity 42 formed in the gate electrodes 22, 34 and the insulation film 28, which makes the alignment for forming the interconnection electrode 44 unnecessary. Thus, according to the present embodiment, the semiconductor device can be micronized at high yields.
Furthermore, according to the present embodiment, the interconnection electrode 44 is buried in the concavity 42 formed in the gate electrodes 22, 34 and the insulation film 28, and accordingly, the interconnection electrode is never projected beyond the interconnection insulation film, as is in the semiconductor device shown in FIG. 28. Thus, according to the present embodiment, the formation of concavities and convexities with respect to the surface of the inter-layer insulation film can be precluded. This leads to the fabrication of the semiconductor device of the multi-layer structure having high reliability at high yields.
(Modification)
Next, a modification of the semiconductor device according to the present embodiment and the method for fabricating the semiconductor device will be explained with reference to FIGS. 13A to FIG. 14C. FIGS. 13A to FIG. 13C are sectional views of the semiconductor device according to the present embodiment. FIGS. 14A to 14C are sectional views of the semiconductor device according to the present embodiment in the steps of the method for fabricating the same, which show the method.
First, the semiconductor device according to the present modification will be explained.
As shown in FIGS. 13A to 13C, the semiconductor device according to the present modification is characterized mainly in that a dummy gate electrode 48 is left between the gate electrode 22 and the gate electrode
Even in the case that the dummy gate electrode 48 is thus left between the gate electrodes 22 and the gate electrode 34, a concavity 42 is formed on the top parts of the gate electrodes 22, 34, the insulation films 16, 28 and the dummy gate electrode 48, and the interconnection electrode 44 is buried in the concavity 42. The same semiconductor device as the semiconductor device according to the first embodiment shown in FIG. 1 can be provided.
Next, the method for fabricating the semiconductor device according to the present modification will be explained with reference to FIGS. 14A to 14C. FIGS. 14A to 14C are the sectional views along the line C-C′ in FIG. 2.
The method for fabricating the semiconductor device according to the present modification is the same up to the step of forming the gate electrode 22 including the step as in the method for fabricating the semiconductor device according to the first embodiment shown in FIGS. 3A to 6C, and the explanation of the method up to the step is not repeated.
Next, a photoresist mask 54 a for covering a region 14 a for a p-channel MISFET to be formed in is formed. With the photoresist mask 54 a as a mask, the dummy gate electrode 48 and the dummy gate insulation film 46 are etched. As shown in FIG. 14A, because of the photoresist mask 54 a formed not only on the gate electrode 22 and but also on a part of the upper surfaces of the dummy gate electrode 48, the part of the dummy gate electrode 48 is left when the dummy gate electrode 58 is etched.
The following steps up to the step of forming the gate electrode 34 including the step are the same as in the method for fabricating the semiconductor device according to the first embodiment shown in FIGS. 8A to 9C, and their explanation is not repeated.
Next, in the same was as in the method for fabricating the semiconductor device according to the first embodiment shown in FIGS. 10A to 10C, the top parts of the gate electrodes 22, 34, the insulation films 16, 28 and the dummy gate electrode 48 are polished to form the concavity 42 (see FIG. 14B).
The following step of forming a TiN film 58 is the same as in the method for fabricating the semiconductor device according to the first embodiment shown in FIGS. 11A to 11C, and its explanation is not repeated.
Next, in the same way as in the method for fabricating the semiconductor device according to the first embodiment shown in FIGS. 12A to 12C, the interconnection electrode 44 of the TiN film 58 is buried in the concavity 42. Thus, the semiconductor device according to the present modification is fabricated (see FIG. 14C).
As described above, according to the present modification, even in a case that the dummy gate electrode 48 is left between the gate electrode 22 and the gate electrode 34, the same semiconductor device as that according to the first embodiment can be provided.
(A Second Embodiment)
The semiconductor device according to a second embodiment of the present invention and the method for fabricating the semiconductor device will be explained with reference to FIG. 15. FIGS. 15A to 15C are sectional views of the semiconductor device according to the present embodiment, which explain the semiconductor device. FIGS. 16A to 20C are sectional views of the semiconductor device according to the present embodiment in the steps of the method for fabricating the semiconductor device, which explain the method. The same members of the present embodiment as those of the semiconductor device according to the first embodiment and the method for fabricating the semiconductor device shown in FIGS. 1A to 14C are represented by the same reference numbers not to repeat or to simplify their explanation.
(The Semiconductor Device)
The semiconductor device according to the present embodiment includes insulation films 16 a, 28 a formed of a material different from that of the insulation films 16, 28 of the semiconductor device according to the first embodiment. Specifically, the insulation films 16 a, 28 a are formed of Si3N4.
The top parts of the insulation films 16 a, 28 a are etched by an about 20 nm-depth with respect to the surface of the inter-layer insulation film 40, forming a concavity 42 a.
An interconnection electrode 44 a of TiN is buried in the concavity 42 a.
The semiconductor device according to the present embodiment has such structure.
(Method for Fabricating the Semiconductor Device)
Next, the method for fabricating the semiconductor device according to the present embodiment will be explained with reference to FIGS. 16A to 16C.
First, the steps up to the step of etching a dummy gate electrode 48 in a region 14 a for a p-channel MISFET including the step are the same as those of the method for fabricating the semiconductor device according to the first embodiment shown in FIGS. 3A to 4C, and their explanation is not repeated.
Then, the insulation film 16 a of a 5 nm-thickness Si3N4 is formed on the entire surface by CVD (see FIGS. 16A to 16C).
The following steps up to the step of etching the dummy gate electrode 48 in a region 14 b for an n-channel MISFET to be formed in are the same as those of the method for fabricating the semiconductor device according to the first embodiment shown in FIGS. 6A to 7C, and their explanation is not repeated.
Next, the insulation film 28 a of a 5 nm-thickness Si3N4 is formed on the entire surface by CVD (see FIGS. 17A to 17C).
The following steps of forming the gate electrode 34 are the same as those of the method for fabricating the semiconductor device according to the first embodiment shown in FIGS. 9A to 9C, and their explanation is not repeated.
Then, the insulation films 16 a, 28 a are etched by an about 20 nm-depth with respect to the surface of the inter-layer insulation film 40 by dry etching. Thus the concavity of an about 20 nm-depth is formed (see FIGS. 18A to 18C).
Then, a 100 nm-thickness TiN film 58 is formed on the entire surface by CVD (see FIGS. 19A to 19B).
Next, the TiN film 58 is polished by CMP until the surface of the inter-layer insulation film is exposed. Thus, the interconnection electrode 44 a of the TiN film 58 is buried in the concavity 42 (see FIGS. 20A to 20C).
The semiconductor device according to the present embodiment is thus fabricated.
As described above, according to the present embodiment, the top parts of the insulation films 16 a, 28 a are etched to thereby form the concavity 42 a, and the interconnection electrode 44 a is buried in the concavity 42 a. Even in such structure, the interconnection electrode 44 a buried in the concavity 42 a electrically interconnects the gate electrode 22 and the gate electrode 34 with each other, whereby the present embodiment can provide the same semiconductor device as the first embodiment.
(Modified Embodiments)
The present invention is not limited to the above-described embodiments and can cover other various modifications.
For example, in the above-described embodiments, the gate electrodes have the layer structure. However, the gate electrodes do not essentially have the layer structure and may have a single layer structure. FIG. 21 is a sectional view of the semiconductor device according to the first embodiment shown in FIGS. 1A to 1C, which includes the gate electrodes of the single layer structure. The gate electrode 22 a of the p-channel MISFET 38 a is formed of a Pt film 18 alone, and the gate electrode 34 a of the n-channel MISFET 38 b is formed of a TiN film 30 alone. FIG. 22 is a sectional view of the semiconductor device according to the modification of the first embodiment shown in FIGS. 13A to 13C, which includes the gate electrodes have the single layer structure. FIG. 23 is a sectional view of the semiconductor device according to the second embodiment shown in FIGS. 15A to 15C, which includes the gate electrodes of the single layer structure.
In the above-described embodiments, the insulation films 16, 28 are formed of Ta2O5 film but may not be formed essentially of Ta2O5 film. The insulation films 16, 28 may be formed of, e.g., Si3N4 film, Al2O3 film, ZrO2 film, ZrSiO2 film, HfO2 film, HfSiO2 film or others.
In the above-described embodiments, the gate electrodes 22, 34 are formed of tungsten film 20, 32 but are not formed essentially of tungsten film. The gate electrodes 22, 34 may be formed of, e.g., Al film or others.
In the above-described embodiments, the gate electrode 22 of the p-channel MISFET 38 a is formed of Pt of an about 5.3 eV work function but may not be essentially formed of Pt. The gate electrode 22 may be formed of any material as long as the material has a work function suitable for the material of the gate electrode of the p-channel MISFET 38 a. For example, Re (Rhenium) of an about 5.0 eV work function, Ir (Iridium) of an about 4.8 eV work function, Pd (Palladium) of an about 4.8 eV work function, Rh (Rhodium) of an about 4.8 eV work function or others may be used.
In the above-described embodiments, the gate electrode 34 of the n-channel MISFET 38 b is formed of TiN of an about 3.7 eV work function but is not formed essentially of TiN. The gate electrode 34 of the n-channel MISFET 38 b can be formed of any material as long as the material has a work function suitable for the material of the gate electrode 34. For example, Al of an about 4.2 eV work function, NbN (Nb: Niobium) of a 3.9 eV work function, In (Indium) of a 4.2 eV work function or others may be used.
In the above-described embodiments, the interconnection electrode is formed of TiN but is not formed essentially of TiN. The interconnection electrode may be formed suitably of a multi-layer film of, e.g., Ti and TiN.
In the above-described embodiments, silicon substrates are used, but silicon substrates are not essential. Any semiconductor substrate may be used.
In the above-described embodiments, the gate electrodes are formed of metal-based materials but may be formed of any material other than metal-based materials.
INDUSTRIAL APPLICABILITY
The present invention is applicable to semiconductor devices and method for fabricating the semiconductor devices, and are useful specifically for semiconductor devices having the gate electrodes formed of a metal-based material and method for fabricating the semiconductor devices.

Claims (8)

What is claimed is:
1. A semiconductor device comprising:
a first transistor having a first gate electrode;
a second transistor having a second gate electrode which is different from the first gate electrode;
an insulation film formed between the first gate electrode and the second gate electrode; and
an interconnection electrode buried in a concavity formed in the first gate electrode, the second gate electrode and the insulation film and electrically interconnecting the first gate electrode and the second gate electrode.
2. A semiconductor device comprising:
a first transistor having a first gate electrode;
a second transistor having a second gate electrode which is different from the first gate electrode;
an insulation film formed between the first gate electrode and the second gate electrode; and
an interconnection electrode buried in a concavity formed in the insulation film and electrically interconnecting the first gate electrode and the second gate electrode.
3. A semiconductor device according to claim 1, wherein
the insulation film functions also as the gate insulation film of the first transistor or the second transistor.
4. A semiconductor device according to claim 2, wherein
the insulation film functions also as the gate insulation film of the first transistor or the second transistor.
5. A semiconductor device according to claim 1, wherein
the first gate electrode and/or the second gate electrode includes a film of a metal or a compound of the metal.
6. A semiconductor device according to claim 2, wherein
the first gate electrode and/or the second gate electrode includes a film of a metal or a compound of the metal.
7. A semiconductor device according to claim 3, wherein
the first gate electrode and/or the second gate electrode includes a film of a metal or a compound of the metal.
8. A semiconductor device according to claim 4, wherein
the first gate electrode and/or the second gate electrode includes a film of a metal or a compound of the metal.
US10/219,281 2000-03-24 2002-08-16 Semiconductor device and method for fabricating the same Expired - Fee Related US6784472B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/819,230 US6849511B2 (en) 2000-03-24 2004-04-07 Semiconductor device and method for fabricating the same including interconnection of two electrodes

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2000/001838 WO2001071807A1 (en) 2000-03-24 2000-03-24 Semiconductor device and method of manufacture thereof

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2000/001838 Continuation WO2001071807A1 (en) 2000-03-24 2000-03-24 Semiconductor device and method of manufacture thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/819,230 Division US6849511B2 (en) 2000-03-24 2004-04-07 Semiconductor device and method for fabricating the same including interconnection of two electrodes

Publications (2)

Publication Number Publication Date
US20030003666A1 US20030003666A1 (en) 2003-01-02
US6784472B2 true US6784472B2 (en) 2004-08-31

Family

ID=11735827

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/219,281 Expired - Fee Related US6784472B2 (en) 2000-03-24 2002-08-16 Semiconductor device and method for fabricating the same
US10/819,230 Expired - Fee Related US6849511B2 (en) 2000-03-24 2004-04-07 Semiconductor device and method for fabricating the same including interconnection of two electrodes

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/819,230 Expired - Fee Related US6849511B2 (en) 2000-03-24 2004-04-07 Semiconductor device and method for fabricating the same including interconnection of two electrodes

Country Status (2)

Country Link
US (2) US6784472B2 (en)
WO (1) WO2001071807A1 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060065939A1 (en) * 2004-09-27 2006-03-30 Doczy Mark L Metal gate electrode semiconductor device
US20070262451A1 (en) * 2006-05-09 2007-11-15 Willy Rachmady Recessed workfunction metal in CMOS transistor gates
US20110086470A1 (en) * 2006-01-13 2011-04-14 Micron Technology, Inc. Additional metal routing in semiconductor devices
US8477006B2 (en) * 2011-08-30 2013-07-02 United Microelectronics Corp. Resistor and manufacturing method thereof
US8669618B2 (en) 2011-12-15 2014-03-11 United Microelectronics Corp. Manufacturing method for semiconductor device having metal gate
US20160308012A1 (en) * 2015-04-17 2016-10-20 Jae-Yeol Song Semiconductor device and method of manufacturing the same
US20170077257A1 (en) * 2015-09-11 2017-03-16 United Microelectronics Corp. Semiconductor structure
US20170330801A1 (en) * 2016-05-11 2017-11-16 Imec Vzw Method of forming gate of semiconductor device and semiconductor device having same

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001284466A (en) * 2000-03-29 2001-10-12 Matsushita Electric Ind Co Ltd Semiconductor device and method of manufacturing it
US7056794B2 (en) * 2004-01-09 2006-06-06 International Business Machines Corporation FET gate structure with metal gate electrode and silicide contact
US7598545B2 (en) * 2005-04-21 2009-10-06 International Business Machines Corporation Using metal/metal nitride bilayers as gate electrodes in self-aligned aggressively scaled CMOS devices
JP4751705B2 (en) * 2005-11-18 2011-08-17 富士通セミコンダクター株式会社 Manufacturing method of semiconductor device
JP2006332687A (en) * 2006-07-10 2006-12-07 Fujitsu Ltd Cmos semiconductor device
JP4996890B2 (en) * 2006-07-31 2012-08-08 富士通セミコンダクター株式会社 Manufacturing method of semiconductor device
EP2089898A1 (en) * 2006-11-06 2009-08-19 Nxp B.V. Method of manufacturing a fet gate
US7977751B2 (en) 2007-02-06 2011-07-12 Sony Corporation Insulated gate field effect transistor and a method of manufacturing the same
JP4367523B2 (en) * 2007-02-06 2009-11-18 ソニー株式会社 Insulated gate field effect transistor and manufacturing method thereof
JP5070969B2 (en) * 2007-07-20 2012-11-14 ソニー株式会社 Manufacturing method of semiconductor device
DE102007041207B4 (en) * 2007-08-31 2015-05-21 Globalfoundries Dresden Module One Limited Liability Company & Co. Kg CMOS device with gate insulation layers of different type and thickness and method of manufacture
DE102007046849B4 (en) * 2007-09-29 2014-11-06 Advanced Micro Devices, Inc. Method of making large-gate-gate structures after transistor fabrication
US7804141B2 (en) * 2008-02-19 2010-09-28 United Microelectronics Corp. Semiconductor element structure and method for making the same
JP2009224509A (en) 2008-03-14 2009-10-01 Panasonic Corp Semiconductor device and manufacturing method thereof
US7838946B2 (en) * 2008-03-28 2010-11-23 United Microelectronics Corp. Method for fabricating semiconductor structure and structure of static random access memory
JP2010010224A (en) * 2008-06-24 2010-01-14 Panasonic Corp Semiconductor device, and method of manufacturing the same
DE102008030856B4 (en) * 2008-06-30 2015-12-03 Advanced Micro Devices, Inc. Threshold adjustment method for MOS devices
US8093116B2 (en) * 2008-10-06 2012-01-10 Taiwan Semiconductor Manufacturing Company, Ltd. Method for N/P patterning in a gate last process
US8138538B2 (en) * 2008-10-10 2012-03-20 Qimonda Ag Interconnect structure for semiconductor devices
US20100090263A1 (en) 2008-10-10 2010-04-15 Qimonda Ag Memory devices including semiconductor pillars
KR20100076274A (en) * 2008-12-26 2010-07-06 주식회사 하이닉스반도체 Phase changeable memory device and method of manufacturing the same
KR20120019917A (en) * 2010-08-27 2012-03-07 삼성전자주식회사 Method of fabricating semiconductor device
CN103000582B (en) * 2011-09-14 2016-08-24 联华电子股份有限公司 Resistance and preparation method thereof
JP2013098214A (en) * 2011-10-28 2013-05-20 Elpida Memory Inc Semiconductor device and manufacturing method of the same
US9991375B2 (en) * 2012-05-30 2018-06-05 Taiwan Semiconductor Manufacturing Company, Ltd. Metal gate electrode of a semiconductor device
WO2014081001A1 (en) * 2012-11-26 2014-05-30 ピーエスフォー ルクスコ エスエイアールエル Device and method for manufacturing same
US9041125B2 (en) 2013-03-11 2015-05-26 Taiwan Semiconductor Manufacturing Company, Ltd. Fin shape for fin field-effect transistors and method of forming
KR102167625B1 (en) * 2013-10-24 2020-10-19 삼성전자주식회사 Semiconductor devices and methods of manufacturing the same
US9306032B2 (en) * 2013-10-25 2016-04-05 United Microelectronics Corp. Method of forming self-aligned metal gate structure in a replacement gate process using tapered interlayer dielectric
US9634006B2 (en) * 2014-02-28 2017-04-25 International Business Machines Corporation Third type of metal gate stack for CMOS devices
US20150340326A1 (en) * 2014-05-20 2015-11-26 Texas Instruments Incorporated Shunt of p gate to n gate boundary resistance for metal gate technologies
KR102487549B1 (en) * 2017-11-23 2023-01-11 삼성전자주식회사 Semiconductor device having transistors

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0831931A (en) 1994-07-11 1996-02-02 Nippon Telegr & Teleph Corp <Ntt> Semiconductor device and its manufacture
US5677249A (en) * 1995-03-08 1997-10-14 Matsushita Electric Industrial Co., Ltd. Semiconductor apparatus and production method for the same
JPH09321151A (en) 1996-06-03 1997-12-12 Nec Corp Manufacture of semiconductor device
JPH10189966A (en) 1996-12-26 1998-07-21 Toshiba Corp Semiconductor device and manufacture thereof
JPH10189914A (en) 1996-10-31 1998-07-21 Nippon Steel Corp Semiconductor device and its manufacture
JPH1154509A (en) 1997-07-31 1999-02-26 Hitachi Ltd Semiconductor integrated circuit device and its manufacture
JPH1174368A (en) 1997-06-30 1999-03-16 Toshiba Corp Semiconductor device and manufacture thereof
JPH1174369A (en) 1997-06-30 1999-03-16 Toshiba Corp Semiconductor device and manufacture thereof
JPH11243065A (en) 1998-02-25 1999-09-07 Sony Corp Manufacture of semiconductor device and formation of conductive silicon film
JPH11243150A (en) 1998-02-24 1999-09-07 Toshiba Corp Manufacture of semiconductor device
US6171910B1 (en) * 1999-07-21 2001-01-09 Motorola Inc. Method for forming a semiconductor device
US6284578B1 (en) * 1999-03-26 2001-09-04 Mosel Vitelic, Inc. MOS transistors having dual gates and self-aligned interconnect contact windows
US6303418B1 (en) * 2000-06-30 2001-10-16 Chartered Semiconductor Manufacturing Ltd. Method of fabricating CMOS devices featuring dual gate structures and a high dielectric constant gate insulator layer
US6333223B1 (en) * 1998-12-25 2001-12-25 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method of manufacturing the same
US6333527B2 (en) * 1994-06-08 2001-12-25 Hyundai Electronics Industries Co., Ltd. Semiconductor device and method for fabricating the same
US6346438B1 (en) * 1997-06-30 2002-02-12 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device
US6406956B1 (en) * 2001-04-30 2002-06-18 Taiwan Semiconductor Manufacturing Company Poly resistor structure for damascene metal gate
US6613621B2 (en) * 2000-03-09 2003-09-02 Samsung Electronics Co., Ltd. Methods of forming self-aligned contact pads using a damascene gate process

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5391510A (en) * 1992-02-28 1995-02-21 International Business Machines Corporation Formation of self-aligned metal gate FETs using a benignant removable gate material during high temperature steps
US6140688A (en) * 1998-09-21 2000-10-31 Advanced Micro Devices Inc. Semiconductor device with self-aligned metal-containing gate
JP3361068B2 (en) * 1998-12-22 2003-01-07 株式会社東芝 Semiconductor device and manufacturing method thereof
US6255698B1 (en) * 1999-04-28 2001-07-03 Advanced Micro Devices, Inc. Separately optimized gate structures for n-channel and p-channel transistors in an integrated circuit
US6373111B1 (en) * 1999-11-30 2002-04-16 Intel Corporation Work function tuning for MOSFET gate electrodes

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6333527B2 (en) * 1994-06-08 2001-12-25 Hyundai Electronics Industries Co., Ltd. Semiconductor device and method for fabricating the same
JPH0831931A (en) 1994-07-11 1996-02-02 Nippon Telegr & Teleph Corp <Ntt> Semiconductor device and its manufacture
US5677249A (en) * 1995-03-08 1997-10-14 Matsushita Electric Industrial Co., Ltd. Semiconductor apparatus and production method for the same
JPH09321151A (en) 1996-06-03 1997-12-12 Nec Corp Manufacture of semiconductor device
JPH10189914A (en) 1996-10-31 1998-07-21 Nippon Steel Corp Semiconductor device and its manufacture
JPH10189966A (en) 1996-12-26 1998-07-21 Toshiba Corp Semiconductor device and manufacture thereof
JPH1174368A (en) 1997-06-30 1999-03-16 Toshiba Corp Semiconductor device and manufacture thereof
JPH1174369A (en) 1997-06-30 1999-03-16 Toshiba Corp Semiconductor device and manufacture thereof
US6346438B1 (en) * 1997-06-30 2002-02-12 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device
JPH1154509A (en) 1997-07-31 1999-02-26 Hitachi Ltd Semiconductor integrated circuit device and its manufacture
JPH11243150A (en) 1998-02-24 1999-09-07 Toshiba Corp Manufacture of semiconductor device
JPH11243065A (en) 1998-02-25 1999-09-07 Sony Corp Manufacture of semiconductor device and formation of conductive silicon film
US6333223B1 (en) * 1998-12-25 2001-12-25 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method of manufacturing the same
US6284578B1 (en) * 1999-03-26 2001-09-04 Mosel Vitelic, Inc. MOS transistors having dual gates and self-aligned interconnect contact windows
US6171910B1 (en) * 1999-07-21 2001-01-09 Motorola Inc. Method for forming a semiconductor device
US6613621B2 (en) * 2000-03-09 2003-09-02 Samsung Electronics Co., Ltd. Methods of forming self-aligned contact pads using a damascene gate process
US6303418B1 (en) * 2000-06-30 2001-10-16 Chartered Semiconductor Manufacturing Ltd. Method of fabricating CMOS devices featuring dual gate structures and a high dielectric constant gate insulator layer
US6406956B1 (en) * 2001-04-30 2002-06-18 Taiwan Semiconductor Manufacturing Company Poly resistor structure for damascene metal gate

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
International Electron Device Meeting, Technical Digest, 1998 pp. 777-780.

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7126199B2 (en) * 2004-09-27 2006-10-24 Intel Corporation Multilayer metal gate electrode
US20060065939A1 (en) * 2004-09-27 2006-03-30 Doczy Mark L Metal gate electrode semiconductor device
US8674404B2 (en) * 2006-01-13 2014-03-18 Micron Technology, Inc. Additional metal routing in semiconductor devices
US20110086470A1 (en) * 2006-01-13 2011-04-14 Micron Technology, Inc. Additional metal routing in semiconductor devices
US20070262451A1 (en) * 2006-05-09 2007-11-15 Willy Rachmady Recessed workfunction metal in CMOS transistor gates
US8193641B2 (en) * 2006-05-09 2012-06-05 Intel Corporation Recessed workfunction metal in CMOS transistor gates
US8377771B2 (en) 2006-05-09 2013-02-19 Intel Corporation Recessed workfunction metal in CMOS transistor gates
KR101332104B1 (en) * 2006-05-09 2013-11-21 인텔 코오퍼레이션 Recessed workfunction metal in cmos transistor gates
US8477006B2 (en) * 2011-08-30 2013-07-02 United Microelectronics Corp. Resistor and manufacturing method thereof
US9024393B2 (en) 2011-12-15 2015-05-05 United Microelectronics Corp. Manufacturing method for semiconductor device having metal gate
US8669618B2 (en) 2011-12-15 2014-03-11 United Microelectronics Corp. Manufacturing method for semiconductor device having metal gate
US20160308012A1 (en) * 2015-04-17 2016-10-20 Jae-Yeol Song Semiconductor device and method of manufacturing the same
KR20160123818A (en) * 2015-04-17 2016-10-26 삼성전자주식회사 Semiconductor device and manufacturing method of the same
CN106057872A (en) * 2015-04-17 2016-10-26 三星电子株式会社 Semiconductor device and manufacturing method of the same
US10115797B2 (en) * 2015-04-17 2018-10-30 Samsung Electronics Co., Ltd. Finfet semiconductor device and method of manufacturing the same
CN106057872B (en) * 2015-04-17 2020-08-28 三星电子株式会社 Semiconductor device and method for manufacturing the same
US20170077257A1 (en) * 2015-09-11 2017-03-16 United Microelectronics Corp. Semiconductor structure
US10600882B2 (en) * 2015-09-11 2020-03-24 United Microelectronics Corp. Semiconductor structure
US20170330801A1 (en) * 2016-05-11 2017-11-16 Imec Vzw Method of forming gate of semiconductor device and semiconductor device having same
US10607896B2 (en) * 2016-05-11 2020-03-31 Imec Vzw Method of forming gate of semiconductor device and semiconductor device having same

Also Published As

Publication number Publication date
US20030003666A1 (en) 2003-01-02
WO2001071807A1 (en) 2001-09-27
US20040188726A1 (en) 2004-09-30
US6849511B2 (en) 2005-02-01

Similar Documents

Publication Publication Date Title
US6784472B2 (en) Semiconductor device and method for fabricating the same
US6908801B2 (en) Method of manufacturing semiconductor device
JP5140073B2 (en) Low contact resistance CMOS circuit and manufacturing method thereof
US6967379B2 (en) Semiconductor device including metal insulator semiconductor field effect transistor
US7220630B2 (en) Method for selectively forming strained etch stop layers to improve FET charge carrier mobility
US6992358B2 (en) Semiconductor device and method for manufacturing the same
US7282435B2 (en) Method of forming contact for dual liner product
US6372569B1 (en) Selective formation of hydrogen rich PECVD silicon nitride for improved NMOS transistor performance
US20040080001A1 (en) Complementary integrated circuit and method of manufacturing same
US20060138568A1 (en) Semiconductor integrated circuit device and a methodof manufacturing the same
US20070284671A1 (en) Semiconductor device including cmis transistor
US20070215950A1 (en) Semiconductor device and manufacturing method thereof
US7361960B1 (en) Semiconductor device and method of manufacturing the same
US20080128825A1 (en) Semiconductor device and method for fabricating the same
US20060170047A1 (en) Semiconductor device and method of manufacturing the same
US6958520B2 (en) Semiconductor apparatus which comprises at least two kinds of semiconductor devices operable by voltages of different values
US20060081942A1 (en) Semiconductor device and manufacturing method therefor
JPH10312975A (en) Semiconductor and its manufacture
KR100236248B1 (en) Semiconductor device and manufacturing method thereof
US7872316B2 (en) Semiconductor device and method of manufacturing semiconductor device
US20240371865A1 (en) Semiconductor structure and method of forming the same
US20070045695A1 (en) Method for fabricating semiconductor device and semiconductor device
US6861322B2 (en) Method of manufacturing a semiconductor device
US20070069312A1 (en) Semiconductor device and method for fabricating the same
US6518133B1 (en) Method for fabricating a small dimensional gate with elevated source/drain structures

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJITSU LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IRIYAMA, YASUNORI;IZAWA, TETSUO;REEL/FRAME:013208/0472;SIGNING DATES FROM 20020619 TO 20020626

AS Assignment

Owner name: FUJITSU LIMITED, JAPAN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED ON REEL 013208 FRAME 0472;ASSIGNORS:IRIYAMA, YASUNORI;IZAWA, TETSUO;REEL/FRAME:013829/0524;SIGNING DATES FROM 20020619 TO 20020624

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: FUJITSU MICROELECTRONICS LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021976/0089

Effective date: 20081104

Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021976/0089

Effective date: 20081104

AS Assignment

Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024651/0744

Effective date: 20100401

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20120831