US4245273A - Package for mounting and interconnecting a plurality of large scale integrated semiconductor devices - Google Patents
Package for mounting and interconnecting a plurality of large scale integrated semiconductor devices Download PDFInfo
- Publication number
- US4245273A US4245273A US06/053,477 US5347779A US4245273A US 4245273 A US4245273 A US 4245273A US 5347779 A US5347779 A US 5347779A US 4245273 A US4245273 A US 4245273A
- Authority
- US
- United States
- Prior art keywords
- planes
- substrate
- package
- clusters
- cap
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4338—Pistons, e.g. spring-loaded members
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/46—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
- H01L23/473—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing liquids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5382—Adaptable interconnections, e.g. for engineering changes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0286—Programmable, customizable or modifiable circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
Definitions
- This invention relates to multilayer printed circuit semiconductor packages, and more particularly to fired multilayer ceramic substrates adapted to interconnect a plurality of large scale integrated circuit chips mounted on the substrate and the input/output pins of the substrate.
- An object of the present invention is to provide an improved semiconductor package having a laminated multilayer ceramic substrate provided with internal wiring having controlled capacitance and impedance characteristics.
- Another object of this invention is to provide a multilayer ceramic substrate for a semiconductor package that will interconnect large numbers of integrated circuit semiconductor devices mounted on the substrate.
- Yet another object of this invention is to provide a package structure which provides the combined function of the conventional module containing the semiconductor devices, and the cards and boards normally used to interconnect them.
- Yet another object of this invention is to provide a new and improved semiconductor package that is capable of interconnecting large numbers of integrated circuit semiconductor devices where the devices are interconnected with relatively short conductive lines and which provides the cooling facilities for maintaining the temperatures at a safe operating level.
- Multilayer ceramic substrates capable of mounting and interconnecting a plurality of semiconductor devices are also well known as indicated by an article entitled "A Fabrication Technique For Multilayer Ceramic Modules" by H. D. Keiser, et al in Solid State Technology May 1972 P. 35-40.
- green sheets of ceramic i.e., ceramic powder held together in sheet form by temporary organic binder are metallized with noble or refractory metals, usually by screen printing. The metallized sheets are stacked, laminated, and fired to form a monolithic metal package.
- FIG. 1 is a perspective view of a multilayer ceramic substrate embodied in the overall package of the invention.
- FIG. 2 is a perspective view in broken section of the substrate illustrated in FIG. 1 showing a typical internal conductive network including wiring planes, engineering change pads on the surface, etc.
- FIG. 3 is a top plan view illustrating the asymmetrical solder pad pattern and the surrounding engineering change pads.
- FIG. 4 is a bottom view of the substrate illustrating the novel I/O pin arrangement of the invention.
- FIG. 5 is a side elevational view in broken section illustrating preferred embodiment of the cooling arrangement of the substrate package.
- FIG. 6 is a side elevational view in broken section illustrating yet another preferred specific embodiment of the cooling arrangement for cooling the package of the invention.
- the substrate 10 can be any suitable size to accommodate the desired number of devices, preferably the devices number on the order of 100 or more.
- the substrate 10 is formed in the manner described in the Background section of this specification.
- the material of the substrate is chosen so that the thermal expansion matches or is a close match to the silicon material of the devices to be mounted on the substrate.
- the top surface of substrate 10 is provided with a plurality of solder pads 12, more clearly shown in FIG. 3, adapted to be joined to a corresponding pattern of solder pads on a semiconductor device 14. Any suitable number of devices can be mounted on the substrate 10 typically on the order of 100 or more. As more clearly illustrated in FIG.
- the pattern of the solder pads 12 is asymmetrical. In the prefered embodiment illustrated in FIG. 3, the pad 16 is moved to the corner of the pattern from space 18. If pad 16 were repositioned in space 18, the pattern would be symmetrical.
- the advantage of providing an asymmetrical pattern is that the device 14 can be joined in only one position.
- Surrounding each of the cluster of solder pads 12 are 1 or more rows of engineering change pads 20. As more clearly illustrated in FIG. 2, the rows of engineering change pads 20 provide easy access to the terminals 22 of device 14. In actual practice each of the signal input/output terminals of device 14 is provided with an engineering change pad.
- a typical engineering change pad has a pad portion 24 and a severable link portion 26. As shown in FIG.
- the pad portion 24 is joined to device terminal 22 with a conductive stripe 28.
- Stripe 28 consists of vertically extending metallurgy 30 which extends through one or more via holes in one or more ceramic layers, a stripe portion 32 imprinted on the surface of a green sheet, and another vertical portion 34 also consisting of filled via holes in one or more sheets of ceramic.
- the ends of severable links 26 are connected to the internal metallurgy network of the substrate by a conductive line 36.
- the engineering change pads 24 can be used to test the circuitry of the module and also the device connections as well as the device. It can also be used to repair defects in the conductive metallurgy network of the device.
- Repairs can be made by bonding a wire 38 to pad 24 and joining the other end to another similar engineering change pad.
- the deletable link 26 can be severed to isolate the pad 24 from the network in the event that it is defective or other changes in the network are to be made.
- Floating pads 40 are also provided to provide surfaces for joining intermediate lengths of line 38 or to provide additional locations to tap into the signal.
- pads 42, joined to each other by underlying metallurgy can also be used to provide locations for tapping into the voltage or the like. Since a limited number of wires can be bonded to each pad, this arrangement allows an additional tapping into various signals or voltages.
- the conductive metallurgy transmitting signals are located between relatively solid conductive planes.
- conductive lines on a single plane extend only in one direction, i.e., X direction, and the lines on the plane below that extend only in the orthogonal or Y direction.
- solid planes 50, 52, 54 and 56 have sandwiched in their between four signal planes. More specifically, between planes 54 and 56 there are contained signal planes 58 and 60 with conductive lines extending in the X direction, and signal line planes 62 and 64 with lines extending in the Y direction.
- the relatively solid planes 54 and 56 are tied to voltages used to power devices 14. In this matter the electric fields contained in the signal planes 58, 60, 62 and 64 are contained or confined by planes 54 and 56. This plane arrangement is repeated in the associated planes as often as necessary. As an alternate embodiment, the voltage planes can be used to contain only two planes, i.e., an X plane and a Y signal plane.
- FIG. 4 In order to further increase the speed of operation and reduce the parasitic capacitance between the various lines of the conductive network in substrate 10, a novel pin arrangement is illustrated in FIG. 4.
- the I/O pins on the bottom surface of the substrate are arranged so that a cluster of power pins are located directly under each semiconductor device mounted on the opposite side. Conductive lines from the power pins lead almost directly upward to the devices 14 on the opposite side. This is illustrated most clearly in FIG. 2 wherein power pins 66, located beneath device 14 are connected to power terminals 68 by conductive lines 70 and 72.
- This arrangement in addition to providing optimum power distribution to each pad site by minimizing the voltage drop also reduces the inductance of the network when the surrounding pins contain signal voltages.
- a preferred pin cluster consists of a central pin 74 connected to one voltage, pins 76 connected to yet another voltage, and pins 78 connected to ground potential.
- Pins 80 coded white, are connected to signal lines which provide signals to the network and to the signal I/O of devices mounted on top of the substrate.
- FIG. 5 there is depicted a preferred specific embodiment of the cap structure for enclosing and cooling the semiconductor devices mounted on the top surface of substrate 10.
- the cap 84 has a plurality of conductive pistons 86 biased downwardly into contact with devices 14 by springs 88. Heat generated by the device 14 during operation is conducted away from the device to cap 84 and ultimately away through a cooling jacket 90 mounted on the top surface of the cap.
- Cooling jacket 90 has an inlet 92 and an outlet 94 in which a suitable cooling fluid can be circulated.
- An effective seal arrangement between the substrate 10 and the cap is provided by a flange 96 that is brazed to the bottom surface of the substrate 10 on the inside and is seated on flat surface 97 of clamping ring 98.
- An annular sealing element 100 is disposed between the top surface of flange 96 and the bottom surface 102 of cap 84 thereby providing a sealed environment.
- Bolts 104 or other suitable means is provided to maintain the clamping element 98 in position to maintain the seal 100 in effective sealing association.
- the transfer of heat from the chips 14 to the pistons 86 may be augmented by providing in the enclosure a gas with high thermal conductivity such as Helium.
- FIG. 6 illustrates another preferred embodiment of the cooling arrangement of the invention.
- a cooling cap 106 is provided to contain a suitable cooling fluid 108 in which the devices 14 are immersed. During operation the heat generated by the devices 14 causes the liquid 108 to boil, thereby absorbing the heat. Fins 110 are provided to conduct the heat from the fluid 108 to a cooling plate 90.
- the sealing arrangement is basically the same as described in regard to the embodiment illustrated in FIG. 5.
- the unique combination of features described in the foregoing specification of the package invention effectively eliminates at least one level of packaging.
- single chips are conventionally mounted on modules, the modules mounted on cards or directly on boards.
- the density of the connections decreases with each level proceeding from the device.
- the chip protection and chip connection grid expansion functions of the device module and the circuitry of the cards and the board are combined in the package 10.
- the devices 14 are mounted and interconnected with each other as they would be in the device module and board circuitry.
- the signal paths between the devices are much shorter and the inductance between the lines more closely controlled because of the transmission effect of the voltage planes. This insures an optimized balance between signal delay and cross-talk.
- the structure also allows the elimination of terminating resistors for transmission lines which connect circuit chips on the same miniature board substrate.
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
A package for mounting, interconnecting, and cooling a large number of integrated circuit semiconductor devices having a sintered multilayer ceramic substrate provided with an internal metallurgy network made up of voltage planes, X and Y signal planes, and fan-out planes, with I/O pins on the bottom surface, and a plurality of asymmetrical solder pad clusters for flip chip bonding to a plurality of integrated circuit devices on the top surface, a plurality of integrated circuit devices bonded to the solder pad clusters, at least one row elongated engineering change pads surrounding each pad cluster, each pad provided with a severable surface link, the I/O pins connected to the internal network of the substrate and arranged in clusters with the powering voltages of each device located directly beneath the device thereby minimizing voltage drop, and signal voltages inputted through the I/O pins interspersed between the clusters of power pins, a cap for forming an enclosure over at least the top surface of the ceramic substrate, and a liquid cooling means associated with the cap for removing heat from the devices.
Description
This invention relates to multilayer printed circuit semiconductor packages, and more particularly to fired multilayer ceramic substrates adapted to interconnect a plurality of large scale integrated circuit chips mounted on the substrate and the input/output pins of the substrate.
An object of the present invention is to provide an improved semiconductor package having a laminated multilayer ceramic substrate provided with internal wiring having controlled capacitance and impedance characteristics.
Another object of this invention is to provide a multilayer ceramic substrate for a semiconductor package that will interconnect large numbers of integrated circuit semiconductor devices mounted on the substrate.
Yet another object of this invention is to provide a package structure which provides the combined function of the conventional module containing the semiconductor devices, and the cards and boards normally used to interconnect them.
Yet another object of this invention is to provide a new and improved semiconductor package that is capable of interconnecting large numbers of integrated circuit semiconductor devices where the devices are interconnected with relatively short conductive lines and which provides the cooling facilities for maintaining the temperatures at a safe operating level.
Laminated multilayer boards provided with internal wiring are well known as illustrated and described in U.S. Pat. No. 3,564,114. Multilayer ceramic substrates capable of mounting and interconnecting a plurality of semiconductor devices are also well known as indicated by an article entitled "A Fabrication Technique For Multilayer Ceramic Modules" by H. D. Keiser, et al in Solid State Technology May 1972 P. 35-40. In this technology green sheets of ceramic, i.e., ceramic powder held together in sheet form by temporary organic binder are metallized with noble or refractory metals, usually by screen printing. The metallized sheets are stacked, laminated, and fired to form a monolithic metal package. This technology affords an opportunity to do three-dimensional wiring in what was formerly waste or inexcessible space in a ceramic substrate. The use of this "waste space" results in the creation of the high-density, sturdy electronic package with good performance and reliability. With the advent of microminiaturized large-scale integrated circuit semiconductor devices with their accompanying faster speeds of operation, the compatability of the substrate and the devices supported thereon become increasingly important. In order to control and predict the operating characteristics of the substrate such as signal delay, cross-talk, etc., it becomes increasingly important to control the impedence and capacitance characteristics of the internal wiring, as well as the length. The increased density of the semiconductor devices also imposes formidable cooling requirements in order to maintain the temperature of the devices at a safe operating range during operation.
In the accompanying drawings forming a material part of this disclosure
FIG. 1 is a perspective view of a multilayer ceramic substrate embodied in the overall package of the invention.
FIG. 2 is a perspective view in broken section of the substrate illustrated in FIG. 1 showing a typical internal conductive network including wiring planes, engineering change pads on the surface, etc.
FIG. 3 is a top plan view illustrating the asymmetrical solder pad pattern and the surrounding engineering change pads.
FIG. 4 is a bottom view of the substrate illustrating the novel I/O pin arrangement of the invention.
FIG. 5 is a side elevational view in broken section illustrating preferred embodiment of the cooling arrangement of the substrate package.
FIG. 6 is a side elevational view in broken section illustrating yet another preferred specific embodiment of the cooling arrangement for cooling the package of the invention.
For further comprehension of the invention and the obvious advantages thereto, a reference will be had to the following description and accompanying drawings and to the appended claims in which the various novel features of the invention are more particularly set forth.
Referring now to FIG. 1 of the drawings, there is illustrated a typical laminated multilayer ceramic substrate used in the package of the invention. The substrate 10 can be any suitable size to accommodate the desired number of devices, preferably the devices number on the order of 100 or more. The substrate 10 is formed in the manner described in the Background section of this specification. The material of the substrate is chosen so that the thermal expansion matches or is a close match to the silicon material of the devices to be mounted on the substrate. The top surface of substrate 10 is provided with a plurality of solder pads 12, more clearly shown in FIG. 3, adapted to be joined to a corresponding pattern of solder pads on a semiconductor device 14. Any suitable number of devices can be mounted on the substrate 10 typically on the order of 100 or more. As more clearly illustrated in FIG. 3, the pattern of the solder pads 12 is asymmetrical. In the prefered embodiment illustrated in FIG. 3, the pad 16 is moved to the corner of the pattern from space 18. If pad 16 were repositioned in space 18, the pattern would be symmetrical. The advantage of providing an asymmetrical pattern is that the device 14 can be joined in only one position. Surrounding each of the cluster of solder pads 12 are 1 or more rows of engineering change pads 20. As more clearly illustrated in FIG. 2, the rows of engineering change pads 20 provide easy access to the terminals 22 of device 14. In actual practice each of the signal input/output terminals of device 14 is provided with an engineering change pad. A typical engineering change pad has a pad portion 24 and a severable link portion 26. As shown in FIG. 2 the pad portion 24 is joined to device terminal 22 with a conductive stripe 28. Stripe 28 consists of vertically extending metallurgy 30 which extends through one or more via holes in one or more ceramic layers, a stripe portion 32 imprinted on the surface of a green sheet, and another vertical portion 34 also consisting of filled via holes in one or more sheets of ceramic. The ends of severable links 26 are connected to the internal metallurgy network of the substrate by a conductive line 36. In use the engineering change pads 24 can be used to test the circuitry of the module and also the device connections as well as the device. It can also be used to repair defects in the conductive metallurgy network of the device. Repairs can be made by bonding a wire 38 to pad 24 and joining the other end to another similar engineering change pad. The deletable link 26 can be severed to isolate the pad 24 from the network in the event that it is defective or other changes in the network are to be made. Floating pads 40 are also provided to provide surfaces for joining intermediate lengths of line 38 or to provide additional locations to tap into the signal. Further, pads 42, joined to each other by underlying metallurgy, can also be used to provide locations for tapping into the voltage or the like. Since a limited number of wires can be bonded to each pad, this arrangement allows an additional tapping into various signals or voltages.
In order to control the impedance of the signal lines in the substrate and also to eliminate cross-talk, i.e., mutual inductance between lines, the conductive metallurgy transmitting signals are located between relatively solid conductive planes. As is conventional, conductive lines on a single plane extend only in one direction, i.e., X direction, and the lines on the plane below that extend only in the orthogonal or Y direction. As indicated in FIG. 2, solid planes 50, 52, 54 and 56 have sandwiched in their between four signal planes. More specifically, between planes 54 and 56 there are contained signal planes 58 and 60 with conductive lines extending in the X direction, and signal line planes 62 and 64 with lines extending in the Y direction. The relatively solid planes 54 and 56 are tied to voltages used to power devices 14. In this matter the electric fields contained in the signal planes 58, 60, 62 and 64 are contained or confined by planes 54 and 56. This plane arrangement is repeated in the associated planes as often as necessary. As an alternate embodiment, the voltage planes can be used to contain only two planes, i.e., an X plane and a Y signal plane.
In order to further increase the speed of operation and reduce the parasitic capacitance between the various lines of the conductive network in substrate 10, a novel pin arrangement is illustrated in FIG. 4. In the substrate 10 of the invention the I/O pins on the bottom surface of the substrate are arranged so that a cluster of power pins are located directly under each semiconductor device mounted on the opposite side. Conductive lines from the power pins lead almost directly upward to the devices 14 on the opposite side. This is illustrated most clearly in FIG. 2 wherein power pins 66, located beneath device 14 are connected to power terminals 68 by conductive lines 70 and 72. This arrangement, in addition to providing optimum power distribution to each pad site by minimizing the voltage drop also reduces the inductance of the network when the surrounding pins contain signal voltages. In use, the voltages conducted by pins 66 are tied to appropriate power planes 50, 52, 54, or 56 by suitable connections not shown. Further all of the power pins under each of the devices are similarly connected. Thus if an open occurs in a conductive line between the pin and the power plane under one device, the voltages are still maintained at the device level. As shown in FIG. 4 a preferred pin cluster consists of a central pin 74 connected to one voltage, pins 76 connected to yet another voltage, and pins 78 connected to ground potential. Pins 80, coded white, are connected to signal lines which provide signals to the network and to the signal I/O of devices mounted on top of the substrate.
Referring now to FIG. 5 there is depicted a preferred specific embodiment of the cap structure for enclosing and cooling the semiconductor devices mounted on the top surface of substrate 10. The cap 84 has a plurality of conductive pistons 86 biased downwardly into contact with devices 14 by springs 88. Heat generated by the device 14 during operation is conducted away from the device to cap 84 and ultimately away through a cooling jacket 90 mounted on the top surface of the cap. Cooling jacket 90 has an inlet 92 and an outlet 94 in which a suitable cooling fluid can be circulated.
An effective seal arrangement between the substrate 10 and the cap is provided by a flange 96 that is brazed to the bottom surface of the substrate 10 on the inside and is seated on flat surface 97 of clamping ring 98. An annular sealing element 100 is disposed between the top surface of flange 96 and the bottom surface 102 of cap 84 thereby providing a sealed environment. Bolts 104 or other suitable means is provided to maintain the clamping element 98 in position to maintain the seal 100 in effective sealing association. The transfer of heat from the chips 14 to the pistons 86 may be augmented by providing in the enclosure a gas with high thermal conductivity such as Helium.
FIG. 6 illustrates another preferred embodiment of the cooling arrangement of the invention. In this embodiment a cooling cap 106 is provided to contain a suitable cooling fluid 108 in which the devices 14 are immersed. During operation the heat generated by the devices 14 causes the liquid 108 to boil, thereby absorbing the heat. Fins 110 are provided to conduct the heat from the fluid 108 to a cooling plate 90. The sealing arrangement is basically the same as described in regard to the embodiment illustrated in FIG. 5.
The unique combination of features described in the foregoing specification of the package invention effectively eliminates at least one level of packaging. In computer applications, single chips are conventionally mounted on modules, the modules mounted on cards or directly on boards. The density of the connections decreases with each level proceeding from the device. In this package the chip protection and chip connection grid expansion functions of the device module and the circuitry of the cards and the board are combined in the package 10. The devices 14 are mounted and interconnected with each other as they would be in the device module and board circuitry. However, since the devices are mounted much closer together on the substrate 14 than they would be on modules, cards and boards, the signal paths between the devices are much shorter and the inductance between the lines more closely controlled because of the transmission effect of the voltage planes. This insures an optimized balance between signal delay and cross-talk. The structure also allows the elimination of terminating resistors for transmission lines which connect circuit chips on the same miniature board substrate.
While we have illustrated and described the preferred embodiment of our invention, it is to be understood that we do not limit ourselves to the concise construction herein disclosed and the right is reserved to all changes and modifications coming within the scope of the invention as defined in the appendant claims.
Claims (5)
1. A package for mounting, interconnecting, and cooling a large number of sophisticated integrated circuit semiconductor devices comprising
a sintered multilayer ceramic substrate of a material having a coefficient of expansion that substantially matches the coefficient of expansion of silicon, said substrate provided with an internal metallurgy network made up of voltage planes, X and Y signal planes, and fan-out planes, said substrate further provided with input/output pins on the bottom surface, and a plurality of asymmetrical solder pad clusters for solder bonding to a plurality of integrated circuit semiconductor devices, a plurality of integrated circuit semiconductor devices solder bonded to said solder pad clusters, at least one row of elongated engineering change pads surrounding each pad cluster, said internal metallurgy network including conductive lines in said fan-out planes joining a solder pad connected to a signal terminal of a device to one end of one of said elongated engineering change pads, and a line joined to the other end of said engineering pads joined to the said internal metallurgy network, the intermediate section of said elongated engineering change pads serving as a severable surface link, said internal metallurgy network arranged with said conductive voltage planes positioned above and below at least one pair of said signal planes in the X and the Y direction to thereby obtain a transmission line effect for the signal lines which confines the electric fields, said input/output pins connected to said internal network arranged in clusters with the powering voltages of each semiconductor device located directly beneath the device thereby minimizing the voltage drops, and signals connected through input/output pins interspersed between said clusters of power input/output pins,
a cap forming an enclosure over at least the top surface of said ceramic substrate,
a rectangular annular flange element having an inside surface brazed to said ceramic substrate and having a portion extending outwardly beyond the edge of said substrate,
said cap provided with a seating surface contacting said extending portion of said flange,
a clamping member engaging said extending portion of said flange and maintaining it in engagement with said seating surface, and
a cooling means associated with said cap for removing heat from said devices.
2. The package of claim 1 wherein said cooling means is comprised:
plurality of fins disposed on the interior of said cap, and a body of cooling fluid disposed within said cap in contact with said devices mounted on the top surface of said substrate.
3. The package of claim 1 wherein said engineering change pads are arranged in two concentric rows above each cluster of solder pads.
4. The package of claim 1 wherein there is included discrete wires joined at the ends to said engineering change pads.
5. The package of claim 1 which includes electrically floating pads in said rows of elongated engineering change pads.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/053,477 US4245273A (en) | 1979-06-29 | 1979-06-29 | Package for mounting and interconnecting a plurality of large scale integrated semiconductor devices |
CA000349746A CA1137647A (en) | 1979-06-29 | 1980-04-14 | Package for mounting and interconnecting a plurality of large scale integrated semiconductor devices |
JP6605180A JPS567457A (en) | 1979-06-29 | 1980-05-20 | Package for semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/053,477 US4245273A (en) | 1979-06-29 | 1979-06-29 | Package for mounting and interconnecting a plurality of large scale integrated semiconductor devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US4245273A true US4245273A (en) | 1981-01-13 |
Family
ID=21984540
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US06/053,477 Expired - Lifetime US4245273A (en) | 1979-06-29 | 1979-06-29 | Package for mounting and interconnecting a plurality of large scale integrated semiconductor devices |
Country Status (3)
Country | Link |
---|---|
US (1) | US4245273A (en) |
JP (1) | JPS567457A (en) |
CA (1) | CA1137647A (en) |
Cited By (120)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4302625A (en) * | 1980-06-30 | 1981-11-24 | International Business Machines Corp. | Multi-layer ceramic substrate |
US4336088A (en) * | 1980-06-30 | 1982-06-22 | International Business Machines Corp. | Method of fabricating an improved multi-layer ceramic substrate |
EP0061592A2 (en) * | 1981-03-30 | 1982-10-06 | International Business Machines Corporation | Electronic package |
US4365284A (en) * | 1979-04-27 | 1982-12-21 | Fujitsu Limited | Resistor module |
EP0071709A2 (en) * | 1981-08-03 | 1983-02-16 | International Business Machines Corporation | Flexible thermal conduction element for cooling semiconductor devices |
EP0073149A2 (en) * | 1981-08-21 | 1983-03-02 | Sperry Corporation | Semiconductor chip mounting module |
EP0083406A2 (en) * | 1981-12-31 | 1983-07-13 | International Business Machines Corporation | Module for supporting electrical components |
US4407007A (en) * | 1981-05-28 | 1983-09-27 | International Business Machines Corporation | Process and structure for minimizing delamination in the fabrication of multi-layer ceramic substrate |
US4407860A (en) * | 1981-06-30 | 1983-10-04 | International Business Machines Corporation | Process for producing an improved quality electrolessly deposited nickel layer |
EP0103671A2 (en) * | 1982-09-07 | 1984-03-28 | International Business Machines Corporation | Method and apparatus for forming a subsequent metallization pattern on a ceramic substrate |
US4441075A (en) * | 1981-07-02 | 1984-04-03 | International Business Machines Corporation | Circuit arrangement which permits the testing of each individual chip and interchip connection in a high density packaging structure having a plurality of interconnected chips, without any physical disconnection |
US4463409A (en) * | 1983-03-22 | 1984-07-31 | Westinghouse Electric Corp. | Attitude independent evaporative cooling system |
EP0114952A1 (en) * | 1982-12-30 | 1984-08-08 | International Business Machines Corporation | Controlled braze joining of electronic packaging elements |
EP0116927A2 (en) * | 1983-02-22 | 1984-08-29 | International Business Machines Corporation | An interconnection change pad for use on a ceramic substrate receiving integrated circuit chips |
US4478677A (en) * | 1983-12-22 | 1984-10-23 | International Business Machines Corporation | Laser induced dry etching of vias in glass with non-contact masking |
US4490210A (en) * | 1984-01-24 | 1984-12-25 | International Business Machines Corporation | Laser induced dry chemical etching of metals |
US4490211A (en) * | 1984-01-24 | 1984-12-25 | International Business Machines Corporation | Laser induced chemical etching of metals with excimer lasers |
FR2549641A1 (en) * | 1983-07-19 | 1985-01-25 | Nec Corp | Large-scale integration unit comprising a multilayer ceramic substrate. |
US4503386A (en) * | 1982-04-20 | 1985-03-05 | International Business Machines Corporation | Chip partitioning aid (CPA)-A structure for test pattern generation for large logic networks |
US4521449A (en) * | 1984-05-21 | 1985-06-04 | International Business Machines Corporation | Process for forming a high density metallurgy system on a substrate and structure thereof |
US4530002A (en) * | 1981-06-26 | 1985-07-16 | Fujitsu Ltd. | Connection lead arrangement for a semiconductor device |
US4536470A (en) * | 1982-09-07 | 1985-08-20 | International Business Machines Corporation | Method and apparatus for making a mask conforming to a ceramic substrate metallization pattern |
US4558395A (en) * | 1983-04-27 | 1985-12-10 | Hitachi, Ltd. | Cooling module for integrated circuit chips |
WO1985005733A1 (en) * | 1984-05-30 | 1985-12-19 | Motorola, Inc. | High density ic module assembly |
EP0167075A2 (en) * | 1984-06-29 | 1986-01-08 | International Business Machines Corporation | Process for bonding current carrying elements to a substrate |
EP0171783A2 (en) * | 1984-08-17 | 1986-02-19 | Hitachi, Ltd. | Module board and module using the same and method of treating them |
US4589057A (en) * | 1984-07-23 | 1986-05-13 | Rogers Corporation | Cooling and power and/or ground distribution system for integrated circuits |
US4597029A (en) * | 1984-03-19 | 1986-06-24 | Trilogy Computer Development Partners, Ltd. | Signal connection system for semiconductor chip |
EP0185326A2 (en) * | 1984-12-20 | 1986-06-25 | International Business Machines Corporation | Method and tool for individual pin exchange in a dense array of connector pins of an electronic packaging structure |
US4603345A (en) * | 1984-03-19 | 1986-07-29 | Trilogy Computer Development Partners, Ltd. | Module construction for semiconductor chip |
EP0194519A2 (en) * | 1985-03-08 | 1986-09-17 | Energy Conversion Devices, Inc. | Electric circuits having repairable circuit lines and method of making the same |
EP0203203A1 (en) * | 1984-11-29 | 1986-12-03 | Fujitsu Limited | Multi-layer substrate for printed circuit |
EP0204004A1 (en) * | 1984-11-29 | 1986-12-10 | Fujitsu Limited | Wiring structure of a terminal circuit |
EP0206337A2 (en) * | 1985-06-25 | 1986-12-30 | Nec Corporation | Multilayer wiring substrate with engineering change pads |
US4652974A (en) * | 1985-10-28 | 1987-03-24 | International Business Machines Corporation | Method and structure for effecting engineering changes in a multiple device module package |
EP0218437A2 (en) * | 1985-09-30 | 1987-04-15 | Mcnc | A microelectronics apparatus and method of interconnecting wiring planes |
US4665468A (en) * | 1984-07-10 | 1987-05-12 | Nec Corporation | Module having a ceramic multi-layer substrate and a multi-layer circuit thereupon, and process for manufacturing the same |
US4679938A (en) * | 1985-06-03 | 1987-07-14 | International Business Machines Corporation | Defect detection in films on ceramic substrates |
US4685033A (en) * | 1984-08-28 | 1987-08-04 | Nec Corporation | Multilayer wiring substrate |
US4727410A (en) * | 1983-11-23 | 1988-02-23 | Cabot Technical Ceramics, Inc. | High density integrated circuit package |
US4744007A (en) * | 1983-03-29 | 1988-05-10 | Nec Corporation | High density LSI package for logic circuits |
US4764644A (en) * | 1985-09-30 | 1988-08-16 | Microelectronics Center Of North Carolina | Microelectronics apparatus |
US4768581A (en) * | 1987-04-06 | 1988-09-06 | International Business Machines Corporation | Cooling system for semiconductor modules |
US4781244A (en) * | 1986-02-25 | 1988-11-01 | Nec Corporation | Liquid cooling system for integrated circuit chips |
US4808435A (en) * | 1987-04-06 | 1989-02-28 | International Business Machines Corporation | Screen printing method for producing lines of uniform width and height |
EP0312975A2 (en) * | 1987-10-23 | 1989-04-26 | Samsung Electronics Co., Ltd. | Semiconductor chip package |
US4840924A (en) * | 1984-07-11 | 1989-06-20 | Nec Corporation | Method of fabricating a multichip package |
US4847731A (en) * | 1988-07-05 | 1989-07-11 | The United States Of America As Represented By The Secretary Of The Navy | Liquid cooled high density packaging for high speed circuits |
US4855869A (en) * | 1986-09-19 | 1989-08-08 | Nec Corporation | Chip carrier |
US4860165A (en) * | 1988-04-27 | 1989-08-22 | Prime Computer, Inc. | Semiconductor chip carrier package |
US4884167A (en) * | 1987-11-09 | 1989-11-28 | Nec Corporation | Cooling system for three-dimensional IC package |
US4942497A (en) * | 1987-07-24 | 1990-07-17 | Nec Corporation | Cooling structure for heat generating electronic components mounted on a substrate |
EP0380289A2 (en) * | 1989-01-24 | 1990-08-01 | Fujitsu Limited | A process of manufacturing a multi-layer ceramic substrate assembly |
US4945980A (en) * | 1988-09-09 | 1990-08-07 | Nec Corporation | Cooling unit |
US4956749A (en) * | 1987-11-20 | 1990-09-11 | Hewlett-Packard Company | Interconnect structure for integrated circuits |
US4975766A (en) * | 1988-08-26 | 1990-12-04 | Nec Corporation | Structure for temperature detection in a package |
US4980270A (en) * | 1986-07-11 | 1990-12-25 | Nec Corporation | Printer circuit and a process for preparing same |
US4980754A (en) * | 1988-11-02 | 1990-12-25 | Seigo Kotani | Package for superconducting devices |
EP0414204A2 (en) * | 1989-08-21 | 1991-02-27 | Hitachi, Ltd. | Multilayer interconnection substrate and semiconductor integrated circuit device using the same |
US5012047A (en) * | 1987-04-06 | 1991-04-30 | Nec Corporation | Multilayer wiring substrate |
US5014777A (en) * | 1988-09-20 | 1991-05-14 | Nec Corporation | Cooling structure |
US5023695A (en) * | 1988-05-09 | 1991-06-11 | Nec Corporation | Flat cooling structure of integrated circuit |
US5036384A (en) * | 1987-12-07 | 1991-07-30 | Nec Corporation | Cooling system for IC package |
US5060116A (en) * | 1990-04-20 | 1991-10-22 | Grobman Warren D | Electronics system with direct write engineering change capability |
US5081563A (en) * | 1990-04-27 | 1992-01-14 | International Business Machines Corporation | Multi-layer package incorporating a recessed cavity for a semiconductor chip |
US5155577A (en) * | 1991-01-07 | 1992-10-13 | International Business Machines Corporation | Integrated circuit carriers and a method for making engineering changes in said carriers |
US5220490A (en) * | 1990-10-25 | 1993-06-15 | Microelectronics And Computer Technology Corporation | Substrate interconnect allowing personalization using spot surface links |
US5224022A (en) * | 1990-05-15 | 1993-06-29 | Microelectronics And Computer Technology Corporation | Reroute strategy for high density substrates |
US5293754A (en) * | 1991-07-19 | 1994-03-15 | Nec Corporation | Liquid coolant circulating system |
US5295082A (en) * | 1989-02-22 | 1994-03-15 | The Boeing Company | Efficient method for multichip module interconnect |
US5315485A (en) * | 1992-09-29 | 1994-05-24 | Mcnc | Variable size capture pads for multilayer ceramic substrates and connectors therefor |
US5329419A (en) * | 1991-10-21 | 1994-07-12 | Nec Corporation | Integrated circuit package having a cooling mechanism |
US5342999A (en) * | 1992-12-21 | 1994-08-30 | Motorola, Inc. | Apparatus for adapting semiconductor die pads and method therefor |
US5345529A (en) * | 1993-07-06 | 1994-09-06 | At&T Bell Laboratories | Method for assembly of an optical fiber connective device |
US5360993A (en) * | 1991-10-21 | 1994-11-01 | Nec Corporation | Cooling unit capable of speedily cooling an integrated circuit chip |
US5400262A (en) * | 1989-09-20 | 1995-03-21 | Aptix Corporation | Universal interconnect matrix array |
US5406034A (en) * | 1992-12-21 | 1995-04-11 | Motorola, Inc. | Circuit board having stepped vias |
US5416872A (en) * | 1993-07-06 | 1995-05-16 | At&T Corp. | Arrangement for interconnecting an optical fiber an optoelectronic component |
US5436501A (en) * | 1992-02-05 | 1995-07-25 | Nec Corporation | Cooling structure for integrated circuit |
US5508938A (en) * | 1992-08-13 | 1996-04-16 | Fujitsu Limited | Special interconnect layer employing offset trace layout for advanced multi-chip module packages |
US5519332A (en) * | 1991-06-04 | 1996-05-21 | Micron Technology, Inc. | Carrier for testing an unpackaged semiconductor die |
US5522452A (en) * | 1990-10-11 | 1996-06-04 | Nec Corporation | Liquid cooling system for LSI packages |
US5537108A (en) * | 1994-02-08 | 1996-07-16 | Prolinx Labs Corporation | Method and structure for programming fuses |
US5540779A (en) * | 1992-04-09 | 1996-07-30 | International Business Machines Corporation | Apparatus for manufacture of multi-layer ceramic interconnect structures |
US5544069A (en) * | 1989-09-20 | 1996-08-06 | Aptix Corporation | Structure having different levels of programmable integrated circuits interconnected through bus lines for interconnecting electronic components |
US5572409A (en) * | 1994-02-08 | 1996-11-05 | Prolinx Labs Corporation | Apparatus including a programmable socket adapter for coupling an electronic component to a component socket on a printed circuit board |
US5640308A (en) * | 1991-06-14 | 1997-06-17 | Aptix Corporation | Field programmable circuit module |
US5669972A (en) * | 1995-04-27 | 1997-09-23 | International Business Machines Corporation | Flex tab thick film metal mask |
US5726482A (en) * | 1994-02-08 | 1998-03-10 | Prolinx Labs Corporation | Device-under-test card for a burn-in board |
DE19647916A1 (en) * | 1996-11-20 | 1998-05-28 | Ilfa Industrieelektronik Und L | PCB arrangement |
US5767575A (en) * | 1995-10-17 | 1998-06-16 | Prolinx Labs Corporation | Ball grid array structure and method for packaging an integrated circuit chip |
US5788551A (en) * | 1995-09-29 | 1998-08-04 | Micron Technology, Inc. | Field emission display package and method of fabrication |
US5808351A (en) * | 1994-02-08 | 1998-09-15 | Prolinx Labs Corporation | Programmable/reprogramable structure using fuses and antifuses |
US5807154A (en) * | 1995-12-21 | 1998-09-15 | Micron Display Technology, Inc. | Process for aligning and sealing field emission displays |
US5813881A (en) * | 1994-02-08 | 1998-09-29 | Prolinx Labs Corporation | Programmable cable and cable adapter using fuses and antifuses |
US5834824A (en) * | 1994-02-08 | 1998-11-10 | Prolinx Labs Corporation | Use of conductive particles in a nonconductive body as an integrated circuit antifuse |
US5872338A (en) * | 1996-04-10 | 1999-02-16 | Prolinx Labs Corporation | Multilayer board having insulating isolation rings |
US5906043A (en) * | 1995-01-18 | 1999-05-25 | Prolinx Labs Corporation | Programmable/reprogrammable structure using fuses and antifuses |
US5906042A (en) * | 1995-10-04 | 1999-05-25 | Prolinx Labs Corporation | Method and structure to interconnect traces of two conductive layers in a printed circuit board |
US5917229A (en) * | 1994-02-08 | 1999-06-29 | Prolinx Labs Corporation | Programmable/reprogrammable printed circuit board using fuse and/or antifuse as interconnect |
US5955119A (en) * | 1990-12-21 | 1999-09-21 | International Business Machines Corporation | Carbide rod screening nozzles |
US5983997A (en) * | 1996-10-17 | 1999-11-16 | Brazonics, Inc. | Cold plate having uniform pressure drop and uniform flow rate |
US6034427A (en) * | 1998-01-28 | 2000-03-07 | Prolinx Labs Corporation | Ball grid array structure and method for packaging an integrated circuit chip |
US6274391B1 (en) * | 1992-10-26 | 2001-08-14 | Texas Instruments Incorporated | HDI land grid array packaged device having electrical and optical interconnects |
US6280527B1 (en) | 1998-06-12 | 2001-08-28 | International Business Machines Corporation | Aqueous quaternary ammonium hydroxide as a screening mask cleaner |
US6392145B1 (en) * | 2000-05-11 | 2002-05-21 | Advanced Micro Devices, Inc. | Semiconductor device including and integrated circuit housed in an array package having signal terminals arranged about centrally located power supply terminals |
US20030122567A1 (en) * | 2001-12-27 | 2003-07-03 | Miller Charles A. | Probe card cooling assembly with direct cooling of active electronic components |
EP1394557A2 (en) | 1991-02-28 | 2004-03-03 | Hitachi, Ltd. | Electronic apparatus |
US20040188823A1 (en) * | 2001-11-20 | 2004-09-30 | International Business Machines Corporation | Jogging structure for wiring translation between grids with non-integral pitch ratios in chip carrier modules |
US20060113680A1 (en) * | 1997-09-18 | 2006-06-01 | Tessera, Inc. | Microelectronic packages with solder interconnections |
US7064953B2 (en) | 2001-12-27 | 2006-06-20 | Formfactor, Inc. | Electronic package with direct cooling of active electronic components |
US20090001545A1 (en) * | 2007-06-29 | 2009-01-01 | Kim Kyungoe | Integrated circuit package system with side substrate |
US20120104618A1 (en) * | 2006-12-28 | 2012-05-03 | Yusuke Yasuda | Low temperature bonding material and bonding method |
US20140246783A1 (en) * | 2011-12-14 | 2014-09-04 | Fuji Electric Co., Ltd. | Semiconductor device and method for manufacturing the semiconductor device |
US9265176B2 (en) | 2013-03-08 | 2016-02-16 | International Business Machines Corporation | Multi-component electronic module with integral coolant-cooling |
US9691692B2 (en) * | 2015-06-10 | 2017-06-27 | Fuji Electric Co., Ltd. | Semiconductor device |
US9786587B2 (en) | 2011-12-14 | 2017-10-10 | Fuji Electric Co., Ltd. | Semiconductor device and method for manufacturing the semiconductor device |
US20190067412A1 (en) * | 2017-08-29 | 2019-02-28 | Paolo Tessariol | Capacitors having vertical contacts extending through conductive tiers |
US20190098769A1 (en) * | 2017-09-28 | 2019-03-28 | Ngk Spark Plug Co., Ltd. | Wiring substrate for electronic component inspection apparatus |
US10561040B1 (en) * | 2018-10-08 | 2020-02-11 | Hewlett Packard Enterprise Development Lp | Flexible gasket seal for direct liquid cooling of electronic devices |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5818950A (en) * | 1981-07-28 | 1983-02-03 | Nec Corp | Multilayer wiring substrate |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3564114A (en) * | 1967-09-28 | 1971-02-16 | Loral Corp | Universal multilayer printed circuit board |
US3643133A (en) * | 1969-12-15 | 1972-02-15 | Computer Ind Inc | Wire-routing system |
US3726002A (en) * | 1971-08-27 | 1973-04-10 | Ibm | Process for forming a multi-layer glass-metal module adaptable for integral mounting to a dissimilar refractory substrate |
US3838204A (en) * | 1966-03-30 | 1974-09-24 | Ibm | Multilayer circuits |
US3851221A (en) * | 1972-11-30 | 1974-11-26 | P Beaulieu | Integrated circuit package |
US3993123A (en) * | 1975-10-28 | 1976-11-23 | International Business Machines Corporation | Gas encapsulated cooling module |
US3999004A (en) * | 1974-09-27 | 1976-12-21 | International Business Machines Corporation | Multilayer ceramic substrate structure |
US4047132A (en) * | 1975-06-20 | 1977-09-06 | International Computers Limited | Multilayer printed circuit boards |
US4150421A (en) * | 1977-04-19 | 1979-04-17 | Fujitsu Limited | Multi-layer printed circuit board |
-
1979
- 1979-06-29 US US06/053,477 patent/US4245273A/en not_active Expired - Lifetime
-
1980
- 1980-04-14 CA CA000349746A patent/CA1137647A/en not_active Expired
- 1980-05-20 JP JP6605180A patent/JPS567457A/en active Granted
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3838204A (en) * | 1966-03-30 | 1974-09-24 | Ibm | Multilayer circuits |
US3564114A (en) * | 1967-09-28 | 1971-02-16 | Loral Corp | Universal multilayer printed circuit board |
US3643133A (en) * | 1969-12-15 | 1972-02-15 | Computer Ind Inc | Wire-routing system |
US3726002A (en) * | 1971-08-27 | 1973-04-10 | Ibm | Process for forming a multi-layer glass-metal module adaptable for integral mounting to a dissimilar refractory substrate |
US3851221A (en) * | 1972-11-30 | 1974-11-26 | P Beaulieu | Integrated circuit package |
US3999004A (en) * | 1974-09-27 | 1976-12-21 | International Business Machines Corporation | Multilayer ceramic substrate structure |
US4047132A (en) * | 1975-06-20 | 1977-09-06 | International Computers Limited | Multilayer printed circuit boards |
US3993123A (en) * | 1975-10-28 | 1976-11-23 | International Business Machines Corporation | Gas encapsulated cooling module |
US4150421A (en) * | 1977-04-19 | 1979-04-17 | Fujitsu Limited | Multi-layer printed circuit board |
Non-Patent Citations (2)
Title |
---|
A Fabrication Technique For Multilayer Ceramic Modules, Kaiser et al., Solid State Techn. May 1972, p. 35. * |
Integrated Circuit Int. & Packaging, IBM Tech. Discl. Bull., Finch et al., vol. 13, No. 4 Sep. 1970, p. 962. * |
Cited By (176)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4365284A (en) * | 1979-04-27 | 1982-12-21 | Fujitsu Limited | Resistor module |
US4302625A (en) * | 1980-06-30 | 1981-11-24 | International Business Machines Corp. | Multi-layer ceramic substrate |
EP0043029A2 (en) * | 1980-06-30 | 1982-01-06 | International Business Machines Corporation | Sintered multi-layer ceramic substrate and method of making same |
US4336088A (en) * | 1980-06-30 | 1982-06-22 | International Business Machines Corp. | Method of fabricating an improved multi-layer ceramic substrate |
EP0043029A3 (en) * | 1980-06-30 | 1982-09-29 | International Business Machines Corporation | Sintered multi-layer ceramic substrate and method of making same |
EP0061592A2 (en) * | 1981-03-30 | 1982-10-06 | International Business Machines Corporation | Electronic package |
EP0061592A3 (en) * | 1981-03-30 | 1984-09-12 | International Business Machines Corporation | Thermal conducting element for semiconductor devices and cooling system using such element |
US4407007A (en) * | 1981-05-28 | 1983-09-27 | International Business Machines Corporation | Process and structure for minimizing delamination in the fabrication of multi-layer ceramic substrate |
US4530002A (en) * | 1981-06-26 | 1985-07-16 | Fujitsu Ltd. | Connection lead arrangement for a semiconductor device |
US4407860A (en) * | 1981-06-30 | 1983-10-04 | International Business Machines Corporation | Process for producing an improved quality electrolessly deposited nickel layer |
US4441075A (en) * | 1981-07-02 | 1984-04-03 | International Business Machines Corporation | Circuit arrangement which permits the testing of each individual chip and interchip connection in a high density packaging structure having a plurality of interconnected chips, without any physical disconnection |
EP0071709A2 (en) * | 1981-08-03 | 1983-02-16 | International Business Machines Corporation | Flexible thermal conduction element for cooling semiconductor devices |
EP0071709A3 (en) * | 1981-08-03 | 1984-12-19 | International Business Machines Corporation | Flexible thermal conduction element for cooling semiconductor devices |
EP0073149A2 (en) * | 1981-08-21 | 1983-03-02 | Sperry Corporation | Semiconductor chip mounting module |
EP0073149A3 (en) * | 1981-08-21 | 1984-12-19 | Sperry Corporation | Semiconductor chip mounting module |
EP0083406A3 (en) * | 1981-12-31 | 1985-05-15 | International Business Machines Corporation | Module for supporting electrical components |
EP0083406A2 (en) * | 1981-12-31 | 1983-07-13 | International Business Machines Corporation | Module for supporting electrical components |
US4503386A (en) * | 1982-04-20 | 1985-03-05 | International Business Machines Corporation | Chip partitioning aid (CPA)-A structure for test pattern generation for large logic networks |
EP0103671A3 (en) * | 1982-09-07 | 1986-08-20 | International Business Machines Corporation | Method and apparatus for forming a subsequent metallization pattern on a ceramic substrate |
EP0103671A2 (en) * | 1982-09-07 | 1984-03-28 | International Business Machines Corporation | Method and apparatus for forming a subsequent metallization pattern on a ceramic substrate |
US4536470A (en) * | 1982-09-07 | 1985-08-20 | International Business Machines Corporation | Method and apparatus for making a mask conforming to a ceramic substrate metallization pattern |
EP0114952A1 (en) * | 1982-12-30 | 1984-08-08 | International Business Machines Corporation | Controlled braze joining of electronic packaging elements |
EP0116927A3 (en) * | 1983-02-22 | 1987-02-04 | International Business Machines Corporation | An interconnection change pad for use on a ceramic substrate receiving integrated circuit chips |
EP0116927A2 (en) * | 1983-02-22 | 1984-08-29 | International Business Machines Corporation | An interconnection change pad for use on a ceramic substrate receiving integrated circuit chips |
US4463409A (en) * | 1983-03-22 | 1984-07-31 | Westinghouse Electric Corp. | Attitude independent evaporative cooling system |
US4744007A (en) * | 1983-03-29 | 1988-05-10 | Nec Corporation | High density LSI package for logic circuits |
US4558395A (en) * | 1983-04-27 | 1985-12-10 | Hitachi, Ltd. | Cooling module for integrated circuit chips |
FR2549641A1 (en) * | 1983-07-19 | 1985-01-25 | Nec Corp | Large-scale integration unit comprising a multilayer ceramic substrate. |
US4727410A (en) * | 1983-11-23 | 1988-02-23 | Cabot Technical Ceramics, Inc. | High density integrated circuit package |
US4478677A (en) * | 1983-12-22 | 1984-10-23 | International Business Machines Corporation | Laser induced dry etching of vias in glass with non-contact masking |
US4490211A (en) * | 1984-01-24 | 1984-12-25 | International Business Machines Corporation | Laser induced chemical etching of metals with excimer lasers |
US4490210A (en) * | 1984-01-24 | 1984-12-25 | International Business Machines Corporation | Laser induced dry chemical etching of metals |
US4597029A (en) * | 1984-03-19 | 1986-06-24 | Trilogy Computer Development Partners, Ltd. | Signal connection system for semiconductor chip |
US4603345A (en) * | 1984-03-19 | 1986-07-29 | Trilogy Computer Development Partners, Ltd. | Module construction for semiconductor chip |
US4521449A (en) * | 1984-05-21 | 1985-06-04 | International Business Machines Corporation | Process for forming a high density metallurgy system on a substrate and structure thereof |
WO1985005733A1 (en) * | 1984-05-30 | 1985-12-19 | Motorola, Inc. | High density ic module assembly |
EP0167075A2 (en) * | 1984-06-29 | 1986-01-08 | International Business Machines Corporation | Process for bonding current carrying elements to a substrate |
EP0167075B1 (en) * | 1984-06-29 | 1990-10-31 | International Business Machines Corporation | Process for bonding current carrying elements to a substrate |
US4665468A (en) * | 1984-07-10 | 1987-05-12 | Nec Corporation | Module having a ceramic multi-layer substrate and a multi-layer circuit thereupon, and process for manufacturing the same |
US4840924A (en) * | 1984-07-11 | 1989-06-20 | Nec Corporation | Method of fabricating a multichip package |
US4589057A (en) * | 1984-07-23 | 1986-05-13 | Rogers Corporation | Cooling and power and/or ground distribution system for integrated circuits |
EP0171783A2 (en) * | 1984-08-17 | 1986-02-19 | Hitachi, Ltd. | Module board and module using the same and method of treating them |
EP0171783A3 (en) * | 1984-08-17 | 1987-04-22 | Hitachi, Ltd. | Module board and module using the same and method of treating them |
US4685033A (en) * | 1984-08-28 | 1987-08-04 | Nec Corporation | Multilayer wiring substrate |
EP0204004A1 (en) * | 1984-11-29 | 1986-12-10 | Fujitsu Limited | Wiring structure of a terminal circuit |
EP0203203A1 (en) * | 1984-11-29 | 1986-12-03 | Fujitsu Limited | Multi-layer substrate for printed circuit |
EP0203203A4 (en) * | 1984-11-29 | 1987-08-03 | Fujitsu Ltd | Multi-layer substrate for printed circuit. |
EP0204004A4 (en) * | 1984-11-29 | 1987-07-30 | Fujitsu Ltd | Wiring structure of a terminal circuit. |
EP0185326A3 (en) * | 1984-12-20 | 1987-05-13 | International Business Machines Corporation | Method and tool for individual pin exchange in a dense array of connector pins of an electronic packaging structure |
US4632294A (en) * | 1984-12-20 | 1986-12-30 | International Business Machines Corporation | Process and apparatus for individual pin repair in a dense array of connector pins of an electronic packaging structure |
EP0185326A2 (en) * | 1984-12-20 | 1986-06-25 | International Business Machines Corporation | Method and tool for individual pin exchange in a dense array of connector pins of an electronic packaging structure |
EP0194519A2 (en) * | 1985-03-08 | 1986-09-17 | Energy Conversion Devices, Inc. | Electric circuits having repairable circuit lines and method of making the same |
EP0194519A3 (en) * | 1985-03-08 | 1988-08-03 | Energy Conversion Devices, Inc. | Electric circuits havin repairable circuit lines and method of making the same |
US4679938A (en) * | 1985-06-03 | 1987-07-14 | International Business Machines Corporation | Defect detection in films on ceramic substrates |
US4710592A (en) * | 1985-06-25 | 1987-12-01 | Nec Corporation | Multilayer wiring substrate with engineering change pads |
EP0206337A3 (en) * | 1985-06-25 | 1987-03-04 | Nec Corporation | Multilayer wiring substrate with engineering change pads |
EP0206337A2 (en) * | 1985-06-25 | 1986-12-30 | Nec Corporation | Multilayer wiring substrate with engineering change pads |
EP0218437A2 (en) * | 1985-09-30 | 1987-04-15 | Mcnc | A microelectronics apparatus and method of interconnecting wiring planes |
US4764644A (en) * | 1985-09-30 | 1988-08-16 | Microelectronics Center Of North Carolina | Microelectronics apparatus |
EP0218437A3 (en) * | 1985-09-30 | 1987-07-15 | Mcnc | A microelectronics apparatus and method of interconnecting wiring planes |
EP0220503A3 (en) * | 1985-10-28 | 1989-05-31 | International Business Machines Corporation | Method and structure for effecting engineering changes in a multiple device module package |
US4652974A (en) * | 1985-10-28 | 1987-03-24 | International Business Machines Corporation | Method and structure for effecting engineering changes in a multiple device module package |
EP0220503A2 (en) * | 1985-10-28 | 1987-05-06 | International Business Machines Corporation | Method and structure for effecting engineering changes in a multiple device module package |
US4781244A (en) * | 1986-02-25 | 1988-11-01 | Nec Corporation | Liquid cooling system for integrated circuit chips |
US4980270A (en) * | 1986-07-11 | 1990-12-25 | Nec Corporation | Printer circuit and a process for preparing same |
US4855869A (en) * | 1986-09-19 | 1989-08-08 | Nec Corporation | Chip carrier |
US4808435A (en) * | 1987-04-06 | 1989-02-28 | International Business Machines Corporation | Screen printing method for producing lines of uniform width and height |
US5012047A (en) * | 1987-04-06 | 1991-04-30 | Nec Corporation | Multilayer wiring substrate |
US4768581A (en) * | 1987-04-06 | 1988-09-06 | International Business Machines Corporation | Cooling system for semiconductor modules |
US4942497A (en) * | 1987-07-24 | 1990-07-17 | Nec Corporation | Cooling structure for heat generating electronic components mounted on a substrate |
EP0312975A2 (en) * | 1987-10-23 | 1989-04-26 | Samsung Electronics Co., Ltd. | Semiconductor chip package |
EP0312975A3 (en) * | 1987-10-23 | 1990-10-03 | Samsung Electronics Co., Ltd. | Semiconductor chip package |
EP0316129B1 (en) * | 1987-11-09 | 1993-01-13 | Nec Corporation | Cooling system for three-dimensional ic package |
US4884167A (en) * | 1987-11-09 | 1989-11-28 | Nec Corporation | Cooling system for three-dimensional IC package |
US4956749A (en) * | 1987-11-20 | 1990-09-11 | Hewlett-Packard Company | Interconnect structure for integrated circuits |
US5036384A (en) * | 1987-12-07 | 1991-07-30 | Nec Corporation | Cooling system for IC package |
US4860165A (en) * | 1988-04-27 | 1989-08-22 | Prime Computer, Inc. | Semiconductor chip carrier package |
US5023695A (en) * | 1988-05-09 | 1991-06-11 | Nec Corporation | Flat cooling structure of integrated circuit |
US4847731A (en) * | 1988-07-05 | 1989-07-11 | The United States Of America As Represented By The Secretary Of The Navy | Liquid cooled high density packaging for high speed circuits |
US4975766A (en) * | 1988-08-26 | 1990-12-04 | Nec Corporation | Structure for temperature detection in a package |
US4945980A (en) * | 1988-09-09 | 1990-08-07 | Nec Corporation | Cooling unit |
US5014777A (en) * | 1988-09-20 | 1991-05-14 | Nec Corporation | Cooling structure |
US4980754A (en) * | 1988-11-02 | 1990-12-25 | Seigo Kotani | Package for superconducting devices |
EP0367630B1 (en) * | 1988-11-02 | 1996-03-13 | Fujitsu Limited | Package for electronic devices operating at different respective temperatures |
EP0380289B1 (en) * | 1989-01-24 | 1997-09-10 | Fujitsu Limited | A process of manufacturing a multi-layer ceramic substrate assembly |
EP0380289A2 (en) * | 1989-01-24 | 1990-08-01 | Fujitsu Limited | A process of manufacturing a multi-layer ceramic substrate assembly |
US5295082A (en) * | 1989-02-22 | 1994-03-15 | The Boeing Company | Efficient method for multichip module interconnect |
EP0414204A2 (en) * | 1989-08-21 | 1991-02-27 | Hitachi, Ltd. | Multilayer interconnection substrate and semiconductor integrated circuit device using the same |
EP0414204A3 (en) * | 1989-08-21 | 1991-05-08 | Hitachi, Ltd. | Multilayer interconnection substrate and semiconductor integrated circuit device using the same |
US20020100010A1 (en) * | 1989-09-20 | 2002-07-25 | Aptix Corporation | Field programmable printed circuit board |
US5400262A (en) * | 1989-09-20 | 1995-03-21 | Aptix Corporation | Universal interconnect matrix array |
US5544069A (en) * | 1989-09-20 | 1996-08-06 | Aptix Corporation | Structure having different levels of programmable integrated circuits interconnected through bus lines for interconnecting electronic components |
US20010009032A1 (en) * | 1989-09-20 | 2001-07-19 | Mohsen Amr M. | Structure having multiple levels of programmable integrated circuits for interconnecting electronic components |
US5661409A (en) * | 1989-09-20 | 1997-08-26 | Aptix Corporation | Field programmable printed circuit board |
US5060116A (en) * | 1990-04-20 | 1991-10-22 | Grobman Warren D | Electronics system with direct write engineering change capability |
US5081563A (en) * | 1990-04-27 | 1992-01-14 | International Business Machines Corporation | Multi-layer package incorporating a recessed cavity for a semiconductor chip |
US5224022A (en) * | 1990-05-15 | 1993-06-29 | Microelectronics And Computer Technology Corporation | Reroute strategy for high density substrates |
US5522452A (en) * | 1990-10-11 | 1996-06-04 | Nec Corporation | Liquid cooling system for LSI packages |
US5220490A (en) * | 1990-10-25 | 1993-06-15 | Microelectronics And Computer Technology Corporation | Substrate interconnect allowing personalization using spot surface links |
US5955119A (en) * | 1990-12-21 | 1999-09-21 | International Business Machines Corporation | Carbide rod screening nozzles |
US5155577A (en) * | 1991-01-07 | 1992-10-13 | International Business Machines Corporation | Integrated circuit carriers and a method for making engineering changes in said carriers |
EP1394557A2 (en) | 1991-02-28 | 2004-03-03 | Hitachi, Ltd. | Electronic apparatus |
US5519332A (en) * | 1991-06-04 | 1996-05-21 | Micron Technology, Inc. | Carrier for testing an unpackaged semiconductor die |
US5878485A (en) * | 1991-06-04 | 1999-03-09 | Micron Technologoy, Inc. | Method for fabricating a carrier for testing unpackaged semiconductor dice |
US5640308A (en) * | 1991-06-14 | 1997-06-17 | Aptix Corporation | Field programmable circuit module |
US5293754A (en) * | 1991-07-19 | 1994-03-15 | Nec Corporation | Liquid coolant circulating system |
US5329419A (en) * | 1991-10-21 | 1994-07-12 | Nec Corporation | Integrated circuit package having a cooling mechanism |
US5360993A (en) * | 1991-10-21 | 1994-11-01 | Nec Corporation | Cooling unit capable of speedily cooling an integrated circuit chip |
US5436501A (en) * | 1992-02-05 | 1995-07-25 | Nec Corporation | Cooling structure for integrated circuit |
US5540779A (en) * | 1992-04-09 | 1996-07-30 | International Business Machines Corporation | Apparatus for manufacture of multi-layer ceramic interconnect structures |
US5578151A (en) * | 1992-04-09 | 1996-11-26 | International Business Machines Corporation | Manufacture of a multi-layer interconnect structure |
US5508938A (en) * | 1992-08-13 | 1996-04-16 | Fujitsu Limited | Special interconnect layer employing offset trace layout for advanced multi-chip module packages |
US5315485A (en) * | 1992-09-29 | 1994-05-24 | Mcnc | Variable size capture pads for multilayer ceramic substrates and connectors therefor |
US5412537A (en) * | 1992-09-29 | 1995-05-02 | Mcnc | Electrical connector including variably spaced connector contacts |
US6274391B1 (en) * | 1992-10-26 | 2001-08-14 | Texas Instruments Incorporated | HDI land grid array packaged device having electrical and optical interconnects |
US5342999A (en) * | 1992-12-21 | 1994-08-30 | Motorola, Inc. | Apparatus for adapting semiconductor die pads and method therefor |
US5406034A (en) * | 1992-12-21 | 1995-04-11 | Motorola, Inc. | Circuit board having stepped vias |
US5401689A (en) * | 1992-12-21 | 1995-03-28 | Motorola, Inc. | Method for forming a semiconductor chip carrier |
US5416872A (en) * | 1993-07-06 | 1995-05-16 | At&T Corp. | Arrangement for interconnecting an optical fiber an optoelectronic component |
US5345529A (en) * | 1993-07-06 | 1994-09-06 | At&T Bell Laboratories | Method for assembly of an optical fiber connective device |
US5537108A (en) * | 1994-02-08 | 1996-07-16 | Prolinx Labs Corporation | Method and structure for programming fuses |
US5726482A (en) * | 1994-02-08 | 1998-03-10 | Prolinx Labs Corporation | Device-under-test card for a burn-in board |
US5808351A (en) * | 1994-02-08 | 1998-09-15 | Prolinx Labs Corporation | Programmable/reprogramable structure using fuses and antifuses |
US5572409A (en) * | 1994-02-08 | 1996-11-05 | Prolinx Labs Corporation | Apparatus including a programmable socket adapter for coupling an electronic component to a component socket on a printed circuit board |
US5813881A (en) * | 1994-02-08 | 1998-09-29 | Prolinx Labs Corporation | Programmable cable and cable adapter using fuses and antifuses |
US5834824A (en) * | 1994-02-08 | 1998-11-10 | Prolinx Labs Corporation | Use of conductive particles in a nonconductive body as an integrated circuit antifuse |
US5917229A (en) * | 1994-02-08 | 1999-06-29 | Prolinx Labs Corporation | Programmable/reprogrammable printed circuit board using fuse and/or antifuse as interconnect |
US5906043A (en) * | 1995-01-18 | 1999-05-25 | Prolinx Labs Corporation | Programmable/reprogrammable structure using fuses and antifuses |
US5962815A (en) * | 1995-01-18 | 1999-10-05 | Prolinx Labs Corporation | Antifuse interconnect between two conducting layers of a printed circuit board |
US5807610A (en) * | 1995-04-27 | 1998-09-15 | International Business Machines Corporation | Flex tab thick film metal mask to deposit coating material |
US5669972A (en) * | 1995-04-27 | 1997-09-23 | International Business Machines Corporation | Flex tab thick film metal mask |
US5788551A (en) * | 1995-09-29 | 1998-08-04 | Micron Technology, Inc. | Field emission display package and method of fabrication |
US5997378A (en) * | 1995-09-29 | 1999-12-07 | Micron Technology, Inc. | Method for evacuating and sealing field emission displays |
US5906042A (en) * | 1995-10-04 | 1999-05-25 | Prolinx Labs Corporation | Method and structure to interconnect traces of two conductive layers in a printed circuit board |
US5767575A (en) * | 1995-10-17 | 1998-06-16 | Prolinx Labs Corporation | Ball grid array structure and method for packaging an integrated circuit chip |
US6036567A (en) * | 1995-12-21 | 2000-03-14 | Micron Technology, Inc. | Process for aligning and sealing components in a display device |
US5807154A (en) * | 1995-12-21 | 1998-09-15 | Micron Display Technology, Inc. | Process for aligning and sealing field emission displays |
US5872338A (en) * | 1996-04-10 | 1999-02-16 | Prolinx Labs Corporation | Multilayer board having insulating isolation rings |
US5987744A (en) * | 1996-04-10 | 1999-11-23 | Prolinx Labs Corporation | Method for supporting one or more electronic components |
US5983997A (en) * | 1996-10-17 | 1999-11-16 | Brazonics, Inc. | Cold plate having uniform pressure drop and uniform flow rate |
DE19647916C2 (en) * | 1996-11-20 | 1999-02-18 | Ilfa Industrieelektronik Und L | PCB arrangement |
DE19647916A1 (en) * | 1996-11-20 | 1998-05-28 | Ilfa Industrieelektronik Und L | PCB arrangement |
US7078819B2 (en) | 1997-09-18 | 2006-07-18 | Tessera, Inc. | Microelectronic packages with elongated solder interconnections |
US20060113680A1 (en) * | 1997-09-18 | 2006-06-01 | Tessera, Inc. | Microelectronic packages with solder interconnections |
US6034427A (en) * | 1998-01-28 | 2000-03-07 | Prolinx Labs Corporation | Ball grid array structure and method for packaging an integrated circuit chip |
US6280527B1 (en) | 1998-06-12 | 2001-08-28 | International Business Machines Corporation | Aqueous quaternary ammonium hydroxide as a screening mask cleaner |
US6351871B1 (en) | 1998-06-12 | 2002-03-05 | International Business Machines Corporation | Aqueous quaternary ammonium hydroxide as a screening mask cleaner |
US6392145B1 (en) * | 2000-05-11 | 2002-05-21 | Advanced Micro Devices, Inc. | Semiconductor device including and integrated circuit housed in an array package having signal terminals arranged about centrally located power supply terminals |
US6974722B2 (en) * | 2001-11-20 | 2005-12-13 | International Business Machines Corporation | Jogging structure for wiring translation between grids with non-integral pitch ratios in chip carrier modules |
US20040188823A1 (en) * | 2001-11-20 | 2004-09-30 | International Business Machines Corporation | Jogging structure for wiring translation between grids with non-integral pitch ratios in chip carrier modules |
US6891385B2 (en) | 2001-12-27 | 2005-05-10 | Formfactor, Inc. | Probe card cooling assembly with direct cooling of active electronic components |
US20050206397A1 (en) * | 2001-12-27 | 2005-09-22 | Formfactor, Inc. | Probe card cooling assembly with direct cooling of active electronic components |
US7064953B2 (en) | 2001-12-27 | 2006-06-20 | Formfactor, Inc. | Electronic package with direct cooling of active electronic components |
US20060274501A1 (en) * | 2001-12-27 | 2006-12-07 | Formfactor, Inc. | Electronic package with direct cooling of active electronic components |
US7433188B2 (en) | 2001-12-27 | 2008-10-07 | Formfactor, Inc. | Electronic package with direct cooling of active electronic components |
US20030122567A1 (en) * | 2001-12-27 | 2003-07-03 | Miller Charles A. | Probe card cooling assembly with direct cooling of active electronic components |
US20090032938A1 (en) * | 2001-12-27 | 2009-02-05 | Formfactor, Inc. | Electronic Package With Direct Cooling Of Active Electronic Components |
US7579847B2 (en) | 2001-12-27 | 2009-08-25 | Formfactor, Inc. | Probe card cooling assembly with direct cooling of active electronic components |
US20100052714A1 (en) * | 2001-12-27 | 2010-03-04 | Formfactor, Inc. | Probe card cooling assembly with direct cooling of active electronic components |
US7768777B2 (en) | 2001-12-27 | 2010-08-03 | Formfactor, Inc. | Electronic package with direct cooling of active electronic components |
US7863915B2 (en) | 2001-12-27 | 2011-01-04 | Formfactor, Inc. | Probe card cooling assembly with direct cooling of active electronic components |
US20120104618A1 (en) * | 2006-12-28 | 2012-05-03 | Yusuke Yasuda | Low temperature bonding material and bonding method |
US20090001545A1 (en) * | 2007-06-29 | 2009-01-01 | Kim Kyungoe | Integrated circuit package system with side substrate |
US8018052B2 (en) | 2007-06-29 | 2011-09-13 | Stats Chippac Ltd. | Integrated circuit package system with side substrate having a top layer |
US9786587B2 (en) | 2011-12-14 | 2017-10-10 | Fuji Electric Co., Ltd. | Semiconductor device and method for manufacturing the semiconductor device |
US20140246783A1 (en) * | 2011-12-14 | 2014-09-04 | Fuji Electric Co., Ltd. | Semiconductor device and method for manufacturing the semiconductor device |
US9406603B2 (en) * | 2011-12-14 | 2016-08-02 | Fuji Electric Co., Ltd. | Semiconductor device and method for manufacturing the semiconductor device |
US9265176B2 (en) | 2013-03-08 | 2016-02-16 | International Business Machines Corporation | Multi-component electronic module with integral coolant-cooling |
US9265177B2 (en) | 2013-03-08 | 2016-02-16 | International Business Machines Corporation | Fabricating multi-component electronic module with integral coolant-cooling |
US9661784B2 (en) | 2013-03-08 | 2017-05-23 | International Business Machines Corporation | Multi-component electronic module with integral coolant-cooling |
US9691692B2 (en) * | 2015-06-10 | 2017-06-27 | Fuji Electric Co., Ltd. | Semiconductor device |
US20190067412A1 (en) * | 2017-08-29 | 2019-02-28 | Paolo Tessariol | Capacitors having vertical contacts extending through conductive tiers |
US11489038B2 (en) * | 2017-08-29 | 2022-11-01 | Micron Technology, Inc. | Capacitors having vertical contacts extending through conductive tiers |
US20190098769A1 (en) * | 2017-09-28 | 2019-03-28 | Ngk Spark Plug Co., Ltd. | Wiring substrate for electronic component inspection apparatus |
US10674614B2 (en) * | 2017-09-28 | 2020-06-02 | Ngk Spark Plug Co., Ltd. | Wiring substrate for electronic component inspection apparatus |
US10561040B1 (en) * | 2018-10-08 | 2020-02-11 | Hewlett Packard Enterprise Development Lp | Flexible gasket seal for direct liquid cooling of electronic devices |
Also Published As
Publication number | Publication date |
---|---|
JPS567457A (en) | 1981-01-26 |
CA1137647A (en) | 1982-12-14 |
JPS5748860B2 (en) | 1982-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4245273A (en) | Package for mounting and interconnecting a plurality of large scale integrated semiconductor devices | |
US5016138A (en) | Three dimensional integrated circuit package | |
US4730232A (en) | High density microelectronic packaging module for high speed chips | |
US6121676A (en) | Stacked microelectronic assembly and method therefor | |
JP2909704B2 (en) | Vertical IC chip stack with discrete chip carriers formed from dielectric tape | |
US5943213A (en) | Three-dimensional electronic module | |
US4868712A (en) | Three dimensional integrated circuit package | |
US5386341A (en) | Flexible substrate folded in a U-shape with a rigidizer plate located in the notch of the U-shape | |
US5475264A (en) | Arrangement having multilevel wiring structure used for electronic component module | |
US6225688B1 (en) | Stacked microelectronic assembly and method therefor | |
KR100248678B1 (en) | Stackable three-dimensional multiple chip semiconductor device and method for making the same | |
US5646828A (en) | Thin packaging of multi-chip modules with enhanced thermal/power management | |
US5039628A (en) | Flip substrate for chip mount | |
US4956694A (en) | Integrated circuit chip stacking | |
US6884653B2 (en) | Folded interposer | |
JP2703745B2 (en) | Multi die package equipment | |
US4338621A (en) | Hermetic integrated circuit package for high density high power applications | |
US6195268B1 (en) | Stacking layers containing enclosed IC chips | |
Blodgett | A multilayer ceramic multichip module | |
US4598308A (en) | Easily repairable, low cost, high speed electromechanical assembly of integrated circuit die | |
EP0329133A2 (en) | Flip substrate for chip mount | |
JPS5914660A (en) | Multilevel integrated circuit packaging structure | |
JPH01260846A (en) | Semiconductor mounting module | |
JPH06112271A (en) | Directly chip-attached module | |
EP0528792A1 (en) | Three-dimensional memory card structure with internal direct chip attachment |