[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US3881884A - Method for the formation of corrosion resistant electronic interconnections - Google Patents

Method for the formation of corrosion resistant electronic interconnections Download PDF

Info

Publication number
US3881884A
US3881884A US406125A US40612573A US3881884A US 3881884 A US3881884 A US 3881884A US 406125 A US406125 A US 406125A US 40612573 A US40612573 A US 40612573A US 3881884 A US3881884 A US 3881884A
Authority
US
United States
Prior art keywords
film
accordance
composite
chromium
gold
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US406125A
Inventor
Herbert Carl Cook
Paul Alden Farrar
Robert Lee Hallen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US406125A priority Critical patent/US3881884A/en
Priority to DE2440481A priority patent/DE2440481C3/en
Priority to IT26541/74A priority patent/IT1020141B/en
Priority to FR7430003A priority patent/FR2247820B1/fr
Priority to GB4037674A priority patent/GB1448034A/en
Priority to JP10784874A priority patent/JPS5310430B2/ja
Priority to CH1318874A priority patent/CH569363A5/xx
Priority to SE7412333A priority patent/SE401291B/en
Priority to CA210,639A priority patent/CA1023876A/en
Priority to NL7413310A priority patent/NL7413310A/en
Priority to BR8490/74A priority patent/BR7408490D0/en
Application granted granted Critical
Publication of US3881884A publication Critical patent/US3881884A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/24—Reinforcing the conductive pattern
    • H05K3/244—Finish plating of conductors, especially of copper conductors, e.g. for pads or lands
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01B—CABLES; CONDUCTORS; INSULATORS; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING OR DIELECTRIC PROPERTIES
    • H01B1/00—Conductors or conductive bodies characterised by the conductive materials; Selection of materials as conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53242—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a noble metal, e.g. gold
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53242—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a noble metal, e.g. gold
    • H01L23/53252—Additional layers associated with noble-metal layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/388—Improvement of the adhesion between the insulating substrate and the metal by the use of a metallic or inorganic thin film adhesion layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05171—Chromium [Cr] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01018—Argon [Ar]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01025—Manganese [Mn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01044—Ruthenium [Ru]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01045—Rhodium [Rh]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01051—Antimony [Sb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01076—Osmium [Os]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01077—Iridium [Ir]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1105—Heating or thermal processing not related to soldering, firing, curing or laminating, e.g. for shaping the substrate or during finish plating

Definitions

  • ABSTRACT Disclosed is a method for the manufacture of composite thin films useful among other applications as electronic microcircuit interconnections, fuses, and contacts, terminal pads and voltage distribution ring metallurgy comprising in carrying out an integral circuit fabrication process the steps of first depositing a barrier layer of antidiffusion material, such as chromium, followed by superimposing thereon a film of highly conductive metals susceptible to corrosion and followed by the deposition of a highly corrosive resistant metal film. A subtractive etch pattern is formed in the composite metal film followed by heating the structure to an elevated temperature for a predetermined period of time so that the uppermost layer of the composite flows by diffusion over the edge section to protect the conductive metal film from corrosive effects.
  • a barrier layer of antidiffusion material such as chromium
  • microminiaturized circuitry A major problem in the manufacture of highly miniaturized electronic circuitry, also referred to as microminiaturized circuitry, has been the interconnection of the various elements or subcircuits comprising the circuits. Because of the extremely small size of the components and even smaller of the electrical leads used with such components, the use of conventional wiring techniques is so inefficient as to be completely impractica].
  • printed circuit terminations in which connecting copper tubes are coated with a layer of a noble metal such as gold
  • the coating of gold is suitable for forming thermal compression bonds or welds with a copper base because the coating of gold is capable of plastic flow and diffusion which promotes thermal compression welding to form true metallurgical bonds.
  • printed circuits by a technique comprising an electrically conductive circuit portion consisting of a base metal of copper alloy with a first layer thereon of a noble metal selected from a group consisting of platinum, rhodium, palladium, and ruthenium and a layer of gold on the top of the first metal layer.
  • One other contact termination or path that has been utilized comprises successive layers of nickel-chromium alloy. copper and palladium. Copper by itself does not adhere strongly to silicon or certain other materials such as semiconductor materials used in the manufacture of thin film circuitry. Therefore, prior art teachings revealed a nickel-chromium alloy layer as a suitable material which will readily adhere to both the thin film circuit and the superimposed copper layer. Copper is used as a layer because of its good solderability as well as good electrical conductivity characteristics. These properties decrease the overall resistivity of the termination particularly at the junction with a solder.
  • thin films be stable, firmly adherent and otherwise resistant to a variety of mechanical, chemical, thermal and electrical stresses.
  • conductor lines of the multilayer structure are tinned and then transistor or other elements are soldered thereto.
  • vacuum deposited chromium is used as a primer or underlayer for copper conductor lines for improving the adherence of the copper to the dielectric which is typically silicon dioxide, quartz or even an organic polymer.
  • the high energy deposition e.g. sputtering, of chromium and other barrier layers thereon tends all the more to aggrevate the problem of insulation breakdown at cross overs.
  • any processing improvement for reduction of cross over insulation failure must take into account the delicate nature of the structures involved and the requirement that the inter-adherence on the superimposed layers must not be diminished.
  • FIG. 1 is a cross-sectional view illustrating a substrate having the first metal layer of the composite thereon.
  • FIG. 2 is a similar cross-sectional view as FIG. 1 showing an intermediate transitional metal layer and the second metal layer of the composite deposition.
  • FIG. 3 is a similar cross-sectional view as FIG. 2 having the final metal layer of the composite deposited thereon.
  • FIG. 4 is a similar cross-sectional view as FIG. 3 illustrating the subtractive etch of a portion of the composite shown in FIG. 3.
  • FIG. 5 is a similar cross-sectional view as FIG. 4 illustrating the final step in the process subsequent to the heating step.
  • FIG. 6 is a plot of the heating or annealing step conditions showing time versus temperature.
  • contact conductive metallurgy in association with the passivating material is dependent upon the relationship between the modulus of elasticity and thermal expansion coefficients of the materials to be used.
  • the proper selection of these materials with regard to their physical characteristics minimizes or avoids thermal stressing resulting from heat treatment and annealing during subsequent processing steps, as well as under ultimate operating conditions. Thermally induced stresses cause cracking and other defects in the materials which result in shorting or other electrical malfunctions which in turn makes the ultimate device inoperative or defective.
  • FIG. 1 illustrates a substrate l of any desired passivating material. such as quartz. organic polyimide or any other materials. and having deposited thereon a first film of chromium 2.
  • Film deposition is accomplished by any well known techniques such as evaporative deposition. chemical vapor deposition methods, sputtering, and the like.
  • the first or primary film deposited acts as a diffusion barrier and adhesion promotor upon which subsequent conductive films are formed to make a composite structure.
  • a quartz substrate having previously formed device structures at lower levels and being from l0.000 to 50,000 Angstroms in thickness was subjected to a first chromium deposition by the known evaporative technique wherein a metal source is heated to evaporation conditions and the metal deposited in a controlled manner on the structure. If a multiplicity of devices are formed on a single substrate. the entire substrate can receive the first barrier layer simultaneously.
  • a layer of chromium from 650 Angstroms to 750 Angstroms was deposited at the rate of approximately 4 Angstroms per second under an evaporative substrate temperature between C and 165C.
  • the thickness of the film to be deposited is dependent upon the ultimate device structure and usage as well as the nature of the physical properties of the substrate and the relative coefficients of expansion values of the film metal and the substrate material. In this instance, a film of 700 Angstroms of chromium was deposited upon quartz.
  • FIG. 2 illustrates the structure of FIG. I upon which an intermediate layer of chromium and copper 3 was deposited by continuing the evaporative deposition of chromium and adding thereto copper from a separate evaporation source so that a mixture or two phase structure of chromium and copper is deposited upon the first deposited chromium layer.
  • the source of copper and chromium may be possibly accomplished from a single evaporative source of the desired transitory film mixture per se. This technique allows an inte gral transition between the two metals insuring adequate bonding.
  • 500 Angstroms of chromium-copper was deposited at a rate of between 6 to 10 Angstroms per second at a temperature of C in the preferred deposition range of I35C to C.
  • the chromium source was terminated and the copper deposition continued at a rate of between 12 to 16 Angstroms per second to a copper layer thickness of 9,000 Angstroms illustrated at 4 in FIG. 2 whereupon the copper source is terminated and a gold deposition source activated to produce the upper most layer of gold as illustrated at 5 in FIG. 3.
  • Gold deposition was carried out at a rate of between 5 to 7 Angstroms per second at a deposition temperature of I50C until a thickness of L400 Angstroms was acquired.
  • the preferred structure comprises 650 to 750 Angstroms of first layer chromium. 450 to 550 Angstroms of transitory chromium-copper layer. 8,500 to 9,500 Angstroms of copper. and an uppermost layer of L250 to 1,550 Angstroms of gold producing a composite structure as illustrated in FIG. 3.
  • FIG. 3 Utilizing well known standard photolithography techniques, the structure illustrated in FIG. 3 was appropriately masked and subtractively etched using an etchant process comprising a double bath of potassium iodideiodine (KI-I followed by KMnO, in caustic solution to form a structure as illustrated in FIG. 4 wherein the edges or sides of the composite layer previously formed are exposed as illustrated by the reference numerals 2, 3, 4 and S of FIG. 4.
  • an etchant process comprising a double bath of potassium iodideiodine (KI-I followed by KMnO, in caustic solution to form a structure as illustrated in FIG. 4 wherein the edges or sides of the composite layer previously formed are exposed as illustrated by the reference numerals 2, 3, 4 and S of FIG. 4.
  • the subtractively etched structure illustrated in FIG. 4 is subjected to heat treatment in an inert gas atmosphere such as nitrogen or argon or other desired atmosphere t'or example a hydrogen reducing ambient for a period of time and temperature illustrated in the plot of FIG. 6 and within the maximum and minimum limits therein delineated.
  • an inert gas atmosphere such as nitrogen or argon or other desired atmosphere t'or example a hydrogen reducing ambient
  • a chromium-coppcr-gold composite is formed on a quartz substrate a preferred heat treatment or annealing temperature of 350C and the corresponding time period is desirable while main taining an atmosphere of hydrogen.
  • a preferred heat treatment or annealing temperature 350C and the corresponding time period is desirable while main taining an atmosphere of hydrogen.
  • these heat treatment conditions are dependent upon substrate material.
  • metallurgy composition, thickness and corresponding physical and chemical properties of the substances and that this specific embodiment is only illustrative of the invention.
  • metal film disposition temperature is between
  • the thicknesses of the substrate layer and the various metal layers of the composite conductive materials may be varied in accordance with the physical and chemical properties of the substrate and the deposited metallurgy with particular reference to the modulus of elasticity and the coefficient of expansion of these materials.
  • FIG. depicts a composite conductive layer.
  • the top and side exposed surfaces covered with a noncorrosive metal or alloy suitable for use in miniaturized electronic integrated circuits.
  • a noncorrosive metal or alloy suitable for use in miniaturized electronic integrated circuits.
  • noble metals such as gold. platinum, palladium, iriduim, rhodium, ruthenium and 0s mium.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Physical Vapour Deposition (AREA)
  • Laminated Bodies (AREA)

Abstract

Disclosed is a method for the manufacture of composite thin films useful among other applications as electronic microcircuit interconnections, fuses, and contacts, terminal pads and voltage distribution ring metallurgy comprising in carrying out an integral circuit fabrication process the steps of first depositing a barrier layer of antidiffusion material, such as chromium, followed by superimposing thereon a film of highly conductive metals susceptible to corrosion and followed by the deposition of a highly corrosive resistant metal film. A subtractive etch pattern is formed in the composite metal film followed by heating the structure to an elevated temperature for a predetermined period of time so that the uppermost layer of the composite flows by diffusion over the edge section to protect the conductive metal film from corrosive effects.

Description

United States Patent 1191 Cook et a1.
[ 1 May 6,1975
1 1 METHOD FOR THE FORMATION OF CORROSION RESISTANT ELECTRONIC INTERCONNECTIONS [751 Inventors: Herbert Carl Cook, Georgia; Paul Alden Farrar, South Burlington; Robert Lee I-Iallen, Essex, all of Vt.
[731 Assignee: International Business Machines Corporation, Armonk, N.Y.
122] Filed: Oct. 12, 1973 1211 Appl. No.: 406,125
1521 US. Cl. 29/590; 29/591. 357/71; 357/68; 117/71 R; 117/212; 117/217;
[51] Int. Cl. H011 19/00 [58] Field of Search 156/7, 8, 11, 17, 18', 117/212, 71 R. 217, 218; 29/590. 582, 578,
[561 References Cited UNITED STATES PATENTS 2,724,663 1l/l955 Bond 117/71 R 3.458.925 8/1969 Napier et 29/580 3677.843 7/1972 Reiss 156/17 Primary Examiner-Charles E. Van Horn Assistant Examiner-.lerome W. Massie Attorney, Agent, or Firm-Daniel E. lgo
1571 ABSTRACT Disclosed is a method for the manufacture of composite thin films useful among other applications as electronic microcircuit interconnections, fuses, and contacts, terminal pads and voltage distribution ring metallurgy comprising in carrying out an integral circuit fabrication process the steps of first depositing a barrier layer of antidiffusion material, such as chromium, followed by superimposing thereon a film of highly conductive metals susceptible to corrosion and followed by the deposition of a highly corrosive resistant metal film. A subtractive etch pattern is formed in the composite metal film followed by heating the structure to an elevated temperature for a predetermined period of time so that the uppermost layer of the composite flows by diffusion over the edge section to protect the conductive metal film from corrosive effects.
10 Claims, 6 Drawing Figures PATENTEMY ems sum 2 or 2 J l l l J l I I I r v I l lllllll l IIIIII HEAT TREATMENT TEMPERATURE (C) METHOD FOR THE FORMATION OF CORROSION RESISTANT ELECTRONIC INTERCONNECTIONS BACKGROUND OF INVENTION l. Field of Invention This invention relates to a method for depositing thin electronic interconnecting electrical circuit films, and more particularly to interconnection of electrical cir cuitry and to the method of manufacture thereof.
A major problem in the manufacture of highly miniaturized electronic circuitry, also referred to as microminiaturized circuitry, has been the interconnection of the various elements or subcircuits comprising the circuits. Because of the extremely small size of the components and even smaller of the electrical leads used with such components, the use of conventional wiring techniques is so inefficient as to be completely impractica].
Many techniques for printing, etching, or depositing electrical interconnection are in general use. However, these techniques and devices made by their use suffer disadvantages. in general, such devices have been very costly and difficult to manufacture. Also the extremely small size required for use with microminiaturized circuits has generally not been obtained. It is highly desirable that interconnection thin films be stable, firmly adherent, and otherwise resistant to a variety of mechanical, chemical. thermal, and electrical stresses.
2. Description of the Prior Art Heretofore electrical devices having pressure generated electrical contacts contained therein have encountered difficulties with nickel, gold, silver, antimony, lead foil electrical contacts, during power or duty cycling of the electrical devices embodying nickel, gold plated electrical contacts. The forward voltage drop of the device was abnormally increased and complete failure of the devices often occurred. Similarly, it has been the practice to make interrnetallic bonds between gold and aluminum. Such intermetallic normally cause degradation of bonding strength as well as increasing the resistance of the OHMlC contact. It can eventually result in an open circuit due to the voids that form between the gold and aluminum interface. These formations are dependent upon pressure, temperature, and time of bonding operations. As the number of bonds required to complete the integrated circuit increase, the number and the size of the voids increase. Similarly, it is known to form printed circuit terminations in which connecting copper tubes are coated with a layer of a noble metal such as gold, The coating of gold is suitable for forming thermal compression bonds or welds with a copper base because the coating of gold is capable of plastic flow and diffusion which promotes thermal compression welding to form true metallurgical bonds. Likewise it is known to form printed circuits by a technique comprising an electrically conductive circuit portion consisting of a base metal of copper alloy with a first layer thereon of a noble metal selected from a group consisting of platinum, rhodium, palladium, and ruthenium and a layer of gold on the top of the first metal layer.
la the manufacture of thin film circuits, it is necessary to attach or solder wire leads or metallic ribbon and terminals to various sections of the circuit. One other contact termination or path that has been utilized. comprises successive layers of nickel-chromium alloy. copper and palladium. Copper by itself does not adhere strongly to silicon or certain other materials such as semiconductor materials used in the manufacture of thin film circuitry. Therefore, prior art teachings revealed a nickel-chromium alloy layer as a suitable material which will readily adhere to both the thin film circuit and the superimposed copper layer. Copper is used as a layer because of its good solderability as well as good electrical conductivity characteristics. These properties decrease the overall resistivity of the termination particularly at the junction with a solder. It is known to use an overlaying layer of palladium to protect the copper surface by preventing atmospheric or ambient oxidation of the copper conductor. Likewise it is known to use an intermediate precious metal layer between a copper printed circuit and a gold filled emergent plated thereon to provide a diffusion barrier between the copper base and the gold thereby providing better corrosion resistance.
It is highly desirable that thin films be stable, firmly adherent and otherwise resistant to a variety of mechanical, chemical, thermal and electrical stresses. For example, in some circuit construction schemes conductor lines of the multilayer structure are tinned and then transistor or other elements are soldered thereto. Frequently vacuum deposited chromium is used as a primer or underlayer for copper conductor lines for improving the adherence of the copper to the dielectric which is typically silicon dioxide, quartz or even an organic polymer. In the light of the thinness of the insulating or dielectric material, the high energy deposition e.g. sputtering, of chromium and other barrier layers thereon tends all the more to aggrevate the problem of insulation breakdown at cross overs. At the same time any processing improvement for reduction of cross over insulation failure must take into account the delicate nature of the structures involved and the requirement that the inter-adherence on the superimposed layers must not be diminished.
SUMMARY OF INVENTION It is an object of this invention to provide a method of forming improved semiconductor interconnection metallurgy.
It is another object of this invention to provide semi conductor interconnection metallurgy having improved corrosion resistance.
It is still a further object of this invention to provide a method for the deposition or other formation of microelectronic circuit interconnection metallurgy in a manner compatible with prior and subsequent pr0cessing parameters.
The foregoing and other objects of this invention are more particularly described in connection with the drawings and the specific embodiments and are accomplished by providing a method of thin film formation upon dielectric, semiconductor, or other materials by first forming a base barrier layer which is followed by a transitory layer formation of the first primary barrier layer and a second conductive layer thereon which in turn is covered by a third corrosion resistant film and partially subtracting the composite to form the desired multLlaycr conductive pattern and subjecting the etched composite to elevated temperature to cause surface diffusion and alloying to protect exposed areas of the conductive composite edges.
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a cross-sectional view illustrating a substrate having the first metal layer of the composite thereon.
FIG. 2 is a similar cross-sectional view as FIG. 1 showing an intermediate transitional metal layer and the second metal layer of the composite deposition.
FIG. 3 is a similar cross-sectional view as FIG. 2 having the final metal layer of the composite deposited thereon.
FIG. 4 is a similar cross-sectional view as FIG. 3 illustrating the subtractive etch of a portion of the composite shown in FIG. 3.
FIG. 5 is a similar cross-sectional view as FIG. 4 illustrating the final step in the process subsequent to the heating step.
FIG. 6 is a plot of the heating or annealing step conditions showing time versus temperature.
BRIEF DESCRIPTION OF THE PREFERRED EMBODIMENT The use of many materials for interconnection metallurgy, fuses, terminal pads, and the like, in microminiature integrated circuits is limited in that the material will react with the environment in which it is to operate. This invention teaches a method for the use of chromium-copper-gold composite conductor by which surface diffusion and flow can be utilized to move material from the upper most layer of the metallurgy composite over the edges and into surface defects in a manner to prevent edge or other corrosion under operating conditions which in turn provides a metallized defect free passivation layer. Passivating layer materials most commonly used are quartz and organic polymeric materials which exhibit appropriate electrical passivating properties. Organic polymeric materials such as the polyimide compounds are in common usage.
The selection and use of contact conductive metallurgy in association with the passivating material is dependent upon the relationship between the modulus of elasticity and thermal expansion coefficients of the materials to be used. The proper selection of these materials with regard to their physical characteristics minimizes or avoids thermal stressing resulting from heat treatment and annealing during subsequent processing steps, as well as under ultimate operating conditions. Thermally induced stresses cause cracking and other defects in the materials which result in shorting or other electrical malfunctions which in turn makes the ultimate device inoperative or defective.
Referring to the drawings, FIG. 1 illustrates a substrate l of any desired passivating material. such as quartz. organic polyimide or any other materials. and having deposited thereon a first film of chromium 2. Film deposition is accomplished by any well known techniques such as evaporative deposition. chemical vapor deposition methods, sputtering, and the like. The first or primary film deposited acts as a diffusion barrier and adhesion promotor upon which subsequent conductive films are formed to make a composite structure.
In this specific example. a quartz substrate having previously formed device structures at lower levels and being from l0.000 to 50,000 Angstroms in thickness was subjected to a first chromium deposition by the known evaporative technique wherein a metal source is heated to evaporation conditions and the metal deposited in a controlled manner on the structure. If a multiplicity of devices are formed on a single substrate. the entire substrate can receive the first barrier layer simultaneously. A layer of chromium from 650 Angstroms to 750 Angstroms was deposited at the rate of approximately 4 Angstroms per second under an evaporative substrate temperature between C and 165C. The thickness of the film to be deposited is dependent upon the ultimate device structure and usage as well as the nature of the physical properties of the substrate and the relative coefficients of expansion values of the film metal and the substrate material. In this instance, a film of 700 Angstroms of chromium was deposited upon quartz.
FIG. 2 illustrates the structure of FIG. I upon which an intermediate layer of chromium and copper 3 was deposited by continuing the evaporative deposition of chromium and adding thereto copper from a separate evaporation source so that a mixture or two phase structure of chromium and copper is deposited upon the first deposited chromium layer. Similarly the source of copper and chromium may be possibly accomplished from a single evaporative source of the desired transitory film mixture per se. This technique allows an inte gral transition between the two metals insuring adequate bonding. In this particular example, 500 Angstroms of chromium-copper was deposited at a rate of between 6 to 10 Angstroms per second at a temperature of C in the preferred deposition range of I35C to C. Upon acquiring the proper thickness of chromium-copper, in this instance 500 Angstroms, the chromium source was terminated and the copper deposition continued at a rate of between 12 to 16 Angstroms per second to a copper layer thickness of 9,000 Angstroms illustrated at 4 in FIG. 2 whereupon the copper source is terminated and a gold deposition source activated to produce the upper most layer of gold as illustrated at 5 in FIG. 3.
Gold deposition was carried out at a rate of between 5 to 7 Angstroms per second at a deposition temperature of I50C until a thickness of L400 Angstroms was acquired.
Where a chromium-copper-gold composite is sequentially or otherwise deposited upon a quartz passivation layer, the preferred structure comprises 650 to 750 Angstroms of first layer chromium. 450 to 550 Angstroms of transitory chromium-copper layer. 8,500 to 9,500 Angstroms of copper. and an uppermost layer of L250 to 1,550 Angstroms of gold producing a composite structure as illustrated in FIG. 3.
Utilizing well known standard photolithography techniques, the structure illustrated in FIG. 3 was appropriately masked and subtractively etched using an etchant process comprising a double bath of potassium iodideiodine (KI-I followed by KMnO, in caustic solution to form a structure as illustrated in FIG. 4 wherein the edges or sides of the composite layer previously formed are exposed as illustrated by the reference numerals 2, 3, 4 and S of FIG. 4.
The subtractively etched structure illustrated in FIG. 4 is subjected to heat treatment in an inert gas atmosphere such as nitrogen or argon or other desired atmosphere t'or example a hydrogen reducing ambient for a period of time and temperature illustrated in the plot of FIG. 6 and within the maximum and minimum limits therein delineated. Where a chromium-coppcr-gold composite is formed on a quartz substrate a preferred heat treatment or annealing temperature of 350C and the corresponding time period is desirable while main taining an atmosphere of hydrogen. It should be emphasized these heat treatment conditions are dependent upon substrate material. metallurgy composition, thickness and corresponding physical and chemical properties of the substances and that this specific embodiment is only illustrative of the invention. For example, when the substrate is a polyimide covered substrate, metal film disposition temperature is between 200C and 250C and metal film thicknesses may increase, e.g. first chromium layer to about 1,000 Angstroms and uppermost gold to 1,600 Angstroms.
Upon heat treatment as previously specified, copper is believed to diffuse into the gold so as to allow a goldcopper solution to diffuse or flow over the edges of the composite illustrated in FIG. 5 at reference numeral 6. This flow is a surface diffusion over the edges of the conductor reaching to the barrier layer of chromium in a manner to seal or cover the edge of the structure with a gold-copper solid solution.
it was found in this specific example using a quartz substrate that an upper layer contained approximately 30 percent copper which resulted from a heat treatment of 350C for 4 minutes. The resultant preferred surface diffusion over the edge of the structure was achieved. Although a temperature of 345 to 350C for a period of 4 to l minutes in a hydrogen atmosphere is desirable for use in heat treating chromium-coppergold metallurgy on a quartz substrate, other appropriate heat treatment conditions will be necessary where, for example, a polyimide substrate is desired as a passivating substrate layer. Likewise, the thicknesses of the substrate layer and the various metal layers of the composite conductive materials may be varied in accordance with the physical and chemical properties of the substrate and the deposited metallurgy with particular reference to the modulus of elasticity and the coefficient of expansion of these materials.
It is known that the rates of surface diffusion can be l0 or more times greater than the rate of bulk diffusion and it is with this known property of materials that temperature and time parameters are established to carry out the method of this invention.
The resulting structure of the specific example or embodiment herein described is illustrated in FIG. which depicts a composite conductive layer. The top and side exposed surfaces covered with a noncorrosive metal or alloy suitable for use in miniaturized electronic integrated circuits. e.g. noble metals such as gold. platinum, palladium, iriduim, rhodium, ruthenium and 0s mium.
While the invention has been particularly shown and described with reference to the preferred embodiment thereof, it will be understood by those skilled in the art that various changes in form and details of the device and the method of making it may be made therein without departing from the spirit and scope of the invention.
What is claimed is:
1. In an integrated circuit fabrication process the steps of depositing on a partially fabricated integrated circuit substrate a composite conductive film structure by sequentially forming a first conductive film and superimposing thereon a second conductive film through a transistory layer made of material of both of said first and second films and forming thereon a third noble metal conductive metal film followed by subtractively etching a portion of said composite film to form a given pattern having exposed edges of said second film and heating the etched structure to an elevated tempera ture in a selected atmosphere to flow by surface diffusion a portion of said noble metal film over the exposed edges of said second film.
2. A method in accordance with claim 1 wherein said composite film is a sequential deposition of chromium, copper and gold.
3. A method in accordance with claim I wherein said composite film is formed on a quartz covered substrate.
4. A method in accordance with claim 1 wherein said composite film is formed on an organic polymeric covered substrate.
5. A method in accordance with claim 1 wherein said composite film is formed on a polyimide covered substrate.
6. A method in accordance with claim 1 wherein said heat treatment is carried out in a reducing atmosphere.
7. A method in accordance with claim 1 wherein said heat treatment is carried out in a hydrogen atmosphere.
8. A method in accordance with claim 1 wherein said heat treatment is carried out in an inert gas atmosphere.
9. A method in accordance with claim 1 wherein said noble metal film is gold.
10. A method in accordance with claim 1 wherein said substrate is quartz covered and the composite film is sequentially chromium-copper-gold heat treated in a hydrogen atmosphere to a temperature between 345C and 355C.

Claims (10)

1. IN AN INTEGRATED CIRCUIT FABRICATION PROCESS THE STEPS OF DEPOSITION ON A PARTIALLY FABRICATED INTEGRATED CIRCUIT SUBSTRATE A COMPOSITE CONDUCTIVE FILM STRUCTURE BY SEQUENTIALLY FORMING A FIRST CONDUCTIVE FILM AND SUPERIMPOSING THEREON A SECOND CONDUCTIVE FILM THROUGH A TRANSISTORY LAYER MADE OF MATERIAL OF BOTH OF SAID FIRST AND SECOND FILMS AND FORMING THEREON A THIRD NOBLE METAL CONDUCTIVE METAL FILM FOLLOWED BY SUBSTRACTIVELY ETCHING A PORTION OF SAID COMPOSITE FILM TO FORM A GIVEN PATTERN HAVING EXPOSED EDGES OF SAID SECOND FILM TO FORM A GIVEN THE ETCHED SURFACE TO AN ELEVATED TEMPERATURE IN A SELECTED ATMOSPHERE TO FLOW BY SURFACE DIFFUSION A PORTION OF SAID NOBLE METAL FILM OVER THE EXPOSED EDGES OF SAID SECOND FILM.
2. A method in accordance with claim 1 wherein said composite film is a sequential deposition of chromium, copper and gold.
3. A method in accordance with claim 1 wherein said composite film is formed on a quartz covered substrate.
4. A method in accordance with claim 1 wherein said composite film is formed on an organic polymeric covered substrate.
5. A method in accordance with claim 1 wherein said composite film is formed on a polyimide covered substrate.
6. A method in accordance with claim 1 wherein said heat treatment is carried out in a reducing atmosphere.
7. A method in accordance with claim 1 wherein said heat treatment is carried out in a hydrogen atmosphere.
8. A method in accordance with claim 1 wherein said heat treatment is carried out in an inert gas atmosphere.
9. A method in accordance with claim 1 wherein said noble metal film is gold.
10. A method in accordance with claim 1 wherein said substrate is quartz covered And the composite film is sequentially chromium-copper-gold heat treated in a hydrogen atmosphere to a temperature between 345*C and 355*C.
US406125A 1973-10-12 1973-10-12 Method for the formation of corrosion resistant electronic interconnections Expired - Lifetime US3881884A (en)

Priority Applications (11)

Application Number Priority Date Filing Date Title
US406125A US3881884A (en) 1973-10-12 1973-10-12 Method for the formation of corrosion resistant electronic interconnections
DE2440481A DE2440481C3 (en) 1973-10-12 1974-08-23 Process for the production of thin-film conductor tracks on an electrically insulating carrier
IT26541/74A IT1020141B (en) 1973-10-12 1974-08-23 PROCEDURE FOR DEPOSITING SUB TILE FILMS IN PARTICULAR TO CREATE INTERCONNECTIONS IN MICROMINIATURIZED CIRCUIT ASSEMBLIES
FR7430003A FR2247820B1 (en) 1973-10-12 1974-08-30
GB4037674A GB1448034A (en) 1973-10-12 1974-09-17 Corrosion-resistant electrical conductors
JP10784874A JPS5310430B2 (en) 1973-10-12 1974-09-20
CH1318874A CH569363A5 (en) 1973-10-12 1974-10-01
SE7412333A SE401291B (en) 1973-10-12 1974-10-01 METHOD OF MANUFACTURING INTEGRATED CIRCUITS FOR PROVISION ON A PART-PROCESSED CIRCUIT SUBSTRATE OF A COMPOSITE LEADING FILM STRUCTURE
CA210,639A CA1023876A (en) 1973-10-12 1974-10-03 Method for the formation of corrosion resistant electronic interconnections
NL7413310A NL7413310A (en) 1973-10-12 1974-10-09 METHOD FOR FORMATION OF ANTI-CORROSION ELECTRONIC CONNECTIONS AND ELECTRICAL CONNECTIONS OBTAINED WITH THIS WORK
BR8490/74A BR7408490D0 (en) 1973-10-12 1974-10-11 PROCESS FOR MANUFACTURING INTEGRATED CIRCUITS

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US406125A US3881884A (en) 1973-10-12 1973-10-12 Method for the formation of corrosion resistant electronic interconnections

Publications (1)

Publication Number Publication Date
US3881884A true US3881884A (en) 1975-05-06

Family

ID=23606638

Family Applications (1)

Application Number Title Priority Date Filing Date
US406125A Expired - Lifetime US3881884A (en) 1973-10-12 1973-10-12 Method for the formation of corrosion resistant electronic interconnections

Country Status (11)

Country Link
US (1) US3881884A (en)
JP (1) JPS5310430B2 (en)
BR (1) BR7408490D0 (en)
CA (1) CA1023876A (en)
CH (1) CH569363A5 (en)
DE (1) DE2440481C3 (en)
FR (1) FR2247820B1 (en)
GB (1) GB1448034A (en)
IT (1) IT1020141B (en)
NL (1) NL7413310A (en)
SE (1) SE401291B (en)

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4267012A (en) * 1979-04-30 1981-05-12 Fairchild Camera & Instrument Corp. Process for patterning metal connections on a semiconductor structure by using a tungsten-titanium etch resistant layer
US4290079A (en) * 1979-06-29 1981-09-15 International Business Machines Corporation Improved solder interconnection between a semiconductor device and a supporting substrate
US4293377A (en) * 1978-06-29 1981-10-06 Rogers Corporation Manufacturing method for circuit board
US4335506A (en) * 1980-08-04 1982-06-22 International Business Machines Corporation Method of forming aluminum/copper alloy conductors
US4360142A (en) * 1979-06-29 1982-11-23 International Business Machines Corporation Method of forming a solder interconnection capable of sustained high power levels between a semiconductor device and a supporting substrate
US4372809A (en) * 1981-03-02 1983-02-08 Siemens Aktiengesellschaft Method for manufacturing solderable, temperable, thin film tracks which do not contain precious metal
US4386116A (en) * 1981-12-24 1983-05-31 International Business Machines Corporation Process for making multilayer integrated circuit substrate
US4396900A (en) * 1982-03-08 1983-08-02 The United States Of America As Represented By The Secretary Of The Navy Thin film microstrip circuits
US4505029A (en) * 1981-03-23 1985-03-19 General Electric Company Semiconductor device with built-up low resistance contact
US4600600A (en) * 1983-11-30 1986-07-15 Siemens Aktiengesellschaft Method for the galvanic manufacture of metallic bump-like lead contacts
US4606788A (en) * 1984-04-12 1986-08-19 Moran Peter L Methods of and apparatus for forming conductive patterns on a substrate
US4711791A (en) * 1986-08-04 1987-12-08 The Boc Group, Inc. Method of making a flexible microcircuit
US4725877A (en) * 1986-04-11 1988-02-16 American Telephone And Telegraph Company, At&T Bell Laboratories Metallized semiconductor device including an interface layer
US4851895A (en) * 1985-05-06 1989-07-25 American Telephone And Telegraph Company, At&T Bell Laboratories Metallization for integrated devices
US5525369A (en) * 1991-10-17 1996-06-11 International Business Machines Corporation Method for metallizing through holes in thin film substrates, and resulting devices
US6184060B1 (en) 1996-10-29 2001-02-06 Trusi Technologies Llc Integrated circuits and methods for their fabrication
US6322903B1 (en) 1999-12-06 2001-11-27 Tru-Si Technologies, Inc. Package of integrated circuits and vertical integration
US20020084513A1 (en) * 1996-10-29 2002-07-04 Oleg Siniaguine Integrated circuits and methods for their fabrication
US6498074B2 (en) 1996-10-29 2002-12-24 Tru-Si Technologies, Inc. Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners
US20030005582A1 (en) * 2001-07-05 2003-01-09 Sumitomo Electric Industries, Ltd. Circuit board, method for manufacturing same, and high-output module
US20030183943A1 (en) * 2002-03-28 2003-10-02 Swan Johanna M. Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
US20030186486A1 (en) * 2002-03-28 2003-10-02 Swan Johanna M. Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
US6717254B2 (en) 2001-02-22 2004-04-06 Tru-Si Technologies, Inc. Devices having substrates with opening passing through the substrates and conductors in the openings, and methods of manufacture
US6753205B2 (en) 2001-09-13 2004-06-22 Tru-Si Technologies, Inc. Method for manufacturing a structure comprising a substrate with a cavity and a semiconductor integrated circuit bonded to a contact pad located in the cavity
US20040200726A1 (en) * 2001-11-13 2004-10-14 Lg Electronics Inc. Method for forming bonding pads
US6848177B2 (en) 2002-03-28 2005-02-01 Intel Corporation Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
EP1608211A2 (en) * 2004-06-17 2005-12-21 Nitto Denko Corporation Wired circuit forming board, wired circuit board and thin metal layer forming method
US20060270194A1 (en) * 2005-05-26 2006-11-30 Thompson Vasile R Semiconductor package and method for forming the same
US20140042610A1 (en) * 2012-08-10 2014-02-13 Cyntec Co., Ltd. Package structure and the method to fabricate thereof
US9741652B1 (en) * 2016-06-13 2017-08-22 Shinko Electric Industries Co. Ltd. Wiring substrate
CN113133217A (en) * 2020-01-15 2021-07-16 鹏鼎控股(深圳)股份有限公司 Preparation method of circuit board

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2834221C3 (en) * 1978-08-04 1981-04-30 Preh Elektrofeinmechanische Werke Jakob Preh Nachf. GmbH & Co, 8740 Bad Neustadt Process for the production of thin-film conductor tracks
JPS5534414A (en) * 1978-09-01 1980-03-11 Sumitomo Bakelite Co Method of manufacturing printed circuit board
US4319264A (en) * 1979-12-17 1982-03-09 International Business Machines Corporation Nickel-gold-nickel conductors for solid state devices
JPS57141942A (en) * 1981-02-27 1982-09-02 Fuji Electric Corp Res & Dev Ltd Formation of bump electrode
DE3107857C2 (en) * 1981-03-02 1984-08-23 Siemens AG, 1000 Berlin und 8000 München Process for the production of thin-film circuits with very easily solderable interconnect layer systems
JP2500523B2 (en) * 1990-12-28 1996-05-29 日本電装株式会社 Substrate and method of manufacturing substrate
GB2255672B (en) * 1991-05-10 1994-11-30 Northern Telecom Ltd Opto-electronic components

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2724663A (en) * 1952-10-23 1955-11-22 Bell Telephone Labor Inc Plural metal vapor coating
US3458925A (en) * 1966-01-20 1969-08-05 Ibm Method of forming solder mounds on substrates
US3677843A (en) * 1970-02-02 1972-07-18 Sylvania Electric Prod Method for fabricating multilayer magnetic devices

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2724663A (en) * 1952-10-23 1955-11-22 Bell Telephone Labor Inc Plural metal vapor coating
US3458925A (en) * 1966-01-20 1969-08-05 Ibm Method of forming solder mounds on substrates
US3677843A (en) * 1970-02-02 1972-07-18 Sylvania Electric Prod Method for fabricating multilayer magnetic devices

Cited By (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4293377A (en) * 1978-06-29 1981-10-06 Rogers Corporation Manufacturing method for circuit board
US4267012A (en) * 1979-04-30 1981-05-12 Fairchild Camera & Instrument Corp. Process for patterning metal connections on a semiconductor structure by using a tungsten-titanium etch resistant layer
US4290079A (en) * 1979-06-29 1981-09-15 International Business Machines Corporation Improved solder interconnection between a semiconductor device and a supporting substrate
US4360142A (en) * 1979-06-29 1982-11-23 International Business Machines Corporation Method of forming a solder interconnection capable of sustained high power levels between a semiconductor device and a supporting substrate
US4335506A (en) * 1980-08-04 1982-06-22 International Business Machines Corporation Method of forming aluminum/copper alloy conductors
US4372809A (en) * 1981-03-02 1983-02-08 Siemens Aktiengesellschaft Method for manufacturing solderable, temperable, thin film tracks which do not contain precious metal
US4505029A (en) * 1981-03-23 1985-03-19 General Electric Company Semiconductor device with built-up low resistance contact
US4386116A (en) * 1981-12-24 1983-05-31 International Business Machines Corporation Process for making multilayer integrated circuit substrate
US4396900A (en) * 1982-03-08 1983-08-02 The United States Of America As Represented By The Secretary Of The Navy Thin film microstrip circuits
US4600600A (en) * 1983-11-30 1986-07-15 Siemens Aktiengesellschaft Method for the galvanic manufacture of metallic bump-like lead contacts
US4606788A (en) * 1984-04-12 1986-08-19 Moran Peter L Methods of and apparatus for forming conductive patterns on a substrate
US4851895A (en) * 1985-05-06 1989-07-25 American Telephone And Telegraph Company, At&T Bell Laboratories Metallization for integrated devices
US4725877A (en) * 1986-04-11 1988-02-16 American Telephone And Telegraph Company, At&T Bell Laboratories Metallized semiconductor device including an interface layer
US4711791A (en) * 1986-08-04 1987-12-08 The Boc Group, Inc. Method of making a flexible microcircuit
US5525369A (en) * 1991-10-17 1996-06-11 International Business Machines Corporation Method for metallizing through holes in thin film substrates, and resulting devices
US6740582B2 (en) 1996-10-29 2004-05-25 Tru-Si Technologies, Inc. Integrated circuits and methods for their fabrication
US6639303B2 (en) 1996-10-29 2003-10-28 Tru-Si Technolgies, Inc. Integrated circuits and methods for their fabrication
US20020084513A1 (en) * 1996-10-29 2002-07-04 Oleg Siniaguine Integrated circuits and methods for their fabrication
US6420209B1 (en) 1996-10-29 2002-07-16 Tru-Si Technologies, Inc. Integrated circuits and methods for their fabrication
US20020127868A1 (en) * 1996-10-29 2002-09-12 Oleg Siniaguine Integrated circuits and methods for their fabrication
US6498074B2 (en) 1996-10-29 2002-12-24 Tru-Si Technologies, Inc. Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners
US6184060B1 (en) 1996-10-29 2001-02-06 Trusi Technologies Llc Integrated circuits and methods for their fabrication
US6664129B2 (en) 1996-10-29 2003-12-16 Tri-Si Technologies, Inc. Integrated circuits and methods for their fabrication
US6322903B1 (en) 1999-12-06 2001-11-27 Tru-Si Technologies, Inc. Package of integrated circuits and vertical integration
US6717254B2 (en) 2001-02-22 2004-04-06 Tru-Si Technologies, Inc. Devices having substrates with opening passing through the substrates and conductors in the openings, and methods of manufacture
US20030005582A1 (en) * 2001-07-05 2003-01-09 Sumitomo Electric Industries, Ltd. Circuit board, method for manufacturing same, and high-output module
US6759599B2 (en) * 2001-07-05 2004-07-06 Sumitomo Electric Industries, Ltd. Circuit board, method for manufacturing same, and high-output module
US6753205B2 (en) 2001-09-13 2004-06-22 Tru-Si Technologies, Inc. Method for manufacturing a structure comprising a substrate with a cavity and a semiconductor integrated circuit bonded to a contact pad located in the cavity
US6787916B2 (en) 2001-09-13 2004-09-07 Tru-Si Technologies, Inc. Structures having a substrate with a cavity and having an integrated circuit bonded to a contact pad located in the cavity
US7257891B2 (en) 2001-11-13 2007-08-21 Lg Electronics Inc. Method for forming bonding pads
US7304249B2 (en) * 2001-11-13 2007-12-04 Lg Electronics Inc. Bonding pads for a printed circuit board
US20040200726A1 (en) * 2001-11-13 2004-10-14 Lg Electronics Inc. Method for forming bonding pads
US20040200638A1 (en) * 2001-11-13 2004-10-14 Lg Electronic Inc. Bonding pads for a printed circuit board
US20050090042A1 (en) * 2002-03-28 2005-04-28 Swan Johanna M. Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
US20030186486A1 (en) * 2002-03-28 2003-10-02 Swan Johanna M. Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
US6908845B2 (en) 2002-03-28 2005-06-21 Intel Corporation Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
US20030183943A1 (en) * 2002-03-28 2003-10-02 Swan Johanna M. Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
US6848177B2 (en) 2002-03-28 2005-02-01 Intel Corporation Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
US7112887B2 (en) 2002-03-28 2006-09-26 Intel Corporation Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
EP1608211A2 (en) * 2004-06-17 2005-12-21 Nitto Denko Corporation Wired circuit forming board, wired circuit board and thin metal layer forming method
CN1725933B (en) * 2004-06-17 2010-10-06 日东电工株式会社 Wired circuit forming board, wired circuit board, and thin metal layer forming method
US7417316B2 (en) 2004-06-17 2008-08-26 Nitto Denko Corporation Wired circuit forming board, wired circuit board, and thin metal layer forming method
US20050280153A1 (en) * 2004-06-17 2005-12-22 Nitto Denko Corporation Wired circuit forming board, wired circuit board, and thin metal layer forming method
EP1608211A3 (en) * 2004-06-17 2007-10-17 Nitto Denko Corporation Wired circuit forming board, wired circuit board and thin metal layer forming method
US7339267B2 (en) * 2005-05-26 2008-03-04 Freescale Semiconductor, Inc. Semiconductor package and method for forming the same
US20060270194A1 (en) * 2005-05-26 2006-11-30 Thompson Vasile R Semiconductor package and method for forming the same
WO2006127107A3 (en) * 2005-05-26 2007-06-14 Freescale Semiconductor Inc Semiconductor package and method for forming the same
WO2006127107A2 (en) * 2005-05-26 2006-11-30 Freescale Semiconductor, Inc. Semiconductor package and method for forming the same
US20140042610A1 (en) * 2012-08-10 2014-02-13 Cyntec Co., Ltd. Package structure and the method to fabricate thereof
US10373930B2 (en) * 2012-08-10 2019-08-06 Cyntec Co., Ltd Package structure and the method to fabricate thereof
US9741652B1 (en) * 2016-06-13 2017-08-22 Shinko Electric Industries Co. Ltd. Wiring substrate
CN113133217A (en) * 2020-01-15 2021-07-16 鹏鼎控股(深圳)股份有限公司 Preparation method of circuit board

Also Published As

Publication number Publication date
JPS5068082A (en) 1975-06-07
SE401291B (en) 1978-04-24
FR2247820A1 (en) 1975-05-09
SE7412333L (en) 1975-04-14
DE2440481C3 (en) 1978-08-03
IT1020141B (en) 1977-12-20
JPS5310430B2 (en) 1978-04-13
DE2440481B2 (en) 1977-12-01
FR2247820B1 (en) 1976-10-22
BR7408490D0 (en) 1975-07-29
CA1023876A (en) 1978-01-03
DE2440481A1 (en) 1975-04-24
CH569363A5 (en) 1975-11-14
GB1448034A (en) 1976-09-02
NL7413310A (en) 1975-04-15

Similar Documents

Publication Publication Date Title
US3881884A (en) Method for the formation of corrosion resistant electronic interconnections
US3663184A (en) Solder bump metallization system using a titanium-nickel barrier layer
US4463059A (en) Layered metal film structures for LSI chip carriers adapted for solder bonding and wire bonding
JP2526007B2 (en) Structures and methods for forming electrical interconnections to semiconductor chips
US3729820A (en) Method for manufacturing a package of a semiconductor element
JP6078585B2 (en) Small electronic device, method of forming the same, and system
US3290570A (en) Multilevel expanded metallic contacts for semiconductor devices
US4685203A (en) Hybrid integrated circuit substrate and method of manufacturing the same
US4372809A (en) Method for manufacturing solderable, temperable, thin film tracks which do not contain precious metal
US2820932A (en) Contact structure
US6452271B2 (en) Interconnect component for a semiconductor die including a ruthenium layer and a method for its fabrication
US3622385A (en) Method of providing flip-chip devices with solderable connections
US3290565A (en) Glass enclosed, passivated semiconductor with contact means of alternate layers of chromium, silver and chromium
US3775838A (en) Integrated circuit package and construction technique
USH498H (en) Electronic component including soldered electrical leads
US5633047A (en) Electronic devices having metallurgies containing copper-semiconductor compounds
US3436615A (en) Contact metal system of an allayer adjacent to semi-conductor and a layer of au-al intermetallics adjacent to the conductive metal
JP3089943B2 (en) Electrode device for semiconductor device
KR900003472B1 (en) Plating process for an electronic part
GB2074793A (en) Thin film circuit assembly
JPH0137876B2 (en)
CA1153128A (en) Electrical circuit assemblies
JP3066201B2 (en) Circuit board and method of manufacturing the same
JP3394155B2 (en) Metal thin film forming method
JPS5850421B2 (en) thin film circuit