US3582724A - Transistor having concave collector contact and method of making same - Google Patents
Transistor having concave collector contact and method of making same Download PDFInfo
- Publication number
- US3582724A US3582724A US759650A US3582724DA US3582724A US 3582724 A US3582724 A US 3582724A US 759650 A US759650 A US 759650A US 3582724D A US3582724D A US 3582724DA US 3582724 A US3582724 A US 3582724A
- Authority
- US
- United States
- Prior art keywords
- collector
- transistor
- layer
- collector contact
- contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000004519 manufacturing process Methods 0.000 title abstract description 15
- 239000000463 material Substances 0.000 claims description 9
- 238000000034 method Methods 0.000 abstract description 56
- 238000009792 diffusion process Methods 0.000 abstract description 22
- 230000015556 catabolic process Effects 0.000 abstract description 16
- 239000012535 impurity Substances 0.000 abstract description 15
- 238000005275 alloying Methods 0.000 abstract description 12
- 239000000758 substrate Substances 0.000 abstract description 6
- 230000008021 deposition Effects 0.000 description 10
- 238000005530 etching Methods 0.000 description 9
- 229910052710 silicon Inorganic materials 0.000 description 7
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 229910052732 germanium Inorganic materials 0.000 description 6
- 229910052698 phosphorus Inorganic materials 0.000 description 6
- 239000011574 phosphorus Substances 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 5
- 238000010438 heat treatment Methods 0.000 description 5
- 239000000956 alloy Substances 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 4
- 229910052787 antimony Inorganic materials 0.000 description 4
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000002474 experimental method Methods 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 125000000896 monocarboxylic acid group Chemical group 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000001259 photo etching Methods 0.000 description 2
- 239000000843 powder Substances 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B27—WORKING OR PRESERVING WOOD OR SIMILAR MATERIAL; NAILING OR STAPLING MACHINES IN GENERAL
- B27D—WORKING VENEER OR PLYWOOD
- B27D1/00—Joining wood veneer with any material; Forming articles thereby; Preparatory processing of surfaces to be joined, e.g. scoring
- B27D1/04—Joining wood veneer with any material; Forming articles thereby; Preparatory processing of surfaces to be joined, e.g. scoring to produce plywood or articles made therefrom; Plywood sheets
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/037—Diffusion-deposition
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/145—Shaped junctions
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/151—Simultaneous diffusion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/965—Shaped junction formation
Definitions
- ABSTRACT A switching transistor element of the concave collector contact structure and having excellent second breakdown characteristics and a method of making such a transistor by forming the concave collector contact by the alloying method using a jig comprising a projection, by the diffusion method which employs two kinds of impurities having different diffusion constants or by the epitaxial growth method using a substrate to which a concave part is provided in advance.
- This invention relates to a transistor, and more particularly to the structure of a switching transistor comprising a high resistivity substantial collector layer and a low resistivity collector contact, wherein the second breakdown characteristics thereof are improved by changing the thickness of the collector layer facing the emitter layer or forming a concave collector contact.
- a primary object of this invention is to provide a reliable switching transistor having a high breakdown voltage by forming a concave collector contact to change the thickness of an active collector layer facing an emitter layer.
- Another object of this invention is to provide a method of forming said collector contact simply by use of conventional techniques to obtain the transistor comprising said collector contact.
- a further object of this invention is to provide a method of forming said concave collector contact by two deposition processes and one diffusion process.
- a still further object of this invention is to provide a method of forming said concave collector contact simply by employing the alloying method or the epitaxial growth method after the etching process.
- FIG. 1 shows a cross section of a transistor structure embodying this invention
- FIG. 2 is a diagram illustrating the method of making the transistor of this invention by use of the alloying technique
- FIGS. 3a to 3f are diagrams illustrating the method of making a transistor of this invention by use of the other alloying technique
- FIGS. 4a to 4e are diagrams illustrating the method of making a transistor of this invention by two deposition processes and one diffusion process.
- FIG. 5a to 5c are diagrams illustrating a method of making a concave collector contact by the epitaxial growth method.
- the transistor of this invention comprises an N conductivitytype base layer 2 provided by diffusion in a P conductivitytype Ge substrate 1, a P conductivity-type emitter layer 3, and a P conductivity-type collector contact 4 formed in a lightly doped region which becomes a collector layer.
- the collector contact has a concave shape.
- the substantial collector layer 5 has a convex shape.
- the transistors described above have substantially the same collector-base avalanche breakdown voltage.
- the circuit used in this experiment was formed by connecting a load inductance L and a power source V for feeding the collector voltage in series between the emitter and the collector, and by providing a power source V for supplying the reverse bias between the base and the emitter and a pulse generator for supplying a forward bias connected in parallel with said power source V
- the values shown in Table I were obtained by measuring the collector current I when the second breakdown was initiated by successively supplying forward bias pulse voltage and, at the same time, by increasing said V
- the reason why the above-mentioned current i increases in the transistor having said collector contact structure is as follows according to the investigation by the inventors.
- the value of the generated voltage due to a decrease in the current running through the load inductance reaches the collector-base breakdown voltage and the avalanche breakdown current flows between the collector and the base until the transistor acquires a cutoff state.
- the current path differs from transistor to transistor and, in a transistor with R 0, the avalanche breakdown occurs initially in a part corresponding to the narrow collector region. Therefore, the transverse potential drop in the base layer is relatively small in the transistor of this invention which comprises the concave collector contact.
- the transverse potential drop is large on account of the breakdown current flowing into the base layer. This difference between the two types of transistors is considered to cause the difference to occur in the second breakdown characteristics.
- the second breakdown voltage due to the emitter-collector reverse bias can be remarkably enhanced in the transistor of this invention only by making the collector contact into a con.- cave shape.
- EXAMPLE 1 The first example will be explained with reference to FIG. 2.
- a donor impurity is diffused by the powder method into a P conductivity-type germanium substrate 7 having a thickness of 200p. and a resistivity of 15ohm-cm. Then the thickness IS made to be 140p. by selectively etching one of the surfaces.
- the layer formed by the diffusion is the base layer 8 and it has a surface impurity concentration of 3.5Xl atoms/cm. and a width of about 60p.
- the emitter layer After forming the base layer, the emitter layer is formed.
- An alloy ball of l.85 mm. in diameter which includes 80 percent by weight of Pb and 20 percent by weight of In is mounted on the Ge substrate and heated at 560 C. for 7 minutes to alloy with the Ge substrate. According to this process, an emitter layer is provided and an emitter-base junction 9 is formed at a depth of 17p.
- the emitter layer 10 has a diameter of about 3 mm. Namely, the alloy ball becomes large in its extension when alloying.
- the most characteristic process in this method is one of forming the concave collector contact in the collector layer.
- an In plate 11 ofO.4 mm. in thickness and 3.9 mm. in diameter is disposed at a position in the desired region which satisfies the conditions 0 R and W, W Said plate is heated at 450 C. for 7 minutes for alloying.
- a jig 12 which limits the spatial spread of the In plate 11 is used and a weight 14 having a projection 13 is mounted on the In plate as shown in FIG. 2.
- the weight 14 having the projection 13 is used, the part of the In plate in contact with projection 13 is pressed by the projection after fusing and a thin fused layer surrounded by a layer higher by the height of the projection is formed.
- This method differs from the conventional alloying method only in providing a projection at the desired part of the weight and the established conventional alloying techniques can be utilized without modification. Further, in this method, the concave collector contact can be formed by single alloying treatment.
- the concave collector contact can be formed simply by working the end part of the jig weight.
- a donor impurity is diffused by the powder method into a P type germanium body 15 of 200p. in thickness and I5 ohm-cm in resistivity. Then one of the surfaces of the body is coated with wax, while the other surface is selectively etched. As a result, a base layer 16 of 60p. in diffusion depth and 3.5Xl0 atoms/cm in surface impurity concentration is formed in the Ge body 15 of 140p. in thickness as shown in FIG. 3a.
- the second step which is the most characteristic of this method is shown in FIG. 3b. In this method, the position of the emitter layer is determined first and then a circular protrusion 17 having a selected radius R 0 is formed on the germanium body 15.
- the protrusion 17 is 1.9 mm. in diameter and p. in height, for example.
- the manufacturing process of the protrusion 17 has an important meaning for the shape of the concave collector contact described hereinbelow. In an experiment made by the inventors, a stamped Ni plate of 1.9 mm. in diameter is adhered in place with wax to form an etching mask.
- an emitter layer 18 is provided by the alloying method in the third step as shown in FIG. 3c in the same way as in said first method after the protrusion 17 is formed. Then the base tab 19 for deriving the base layer 16 is attached thereto.
- a concave collector contact 21 characteristic of this invention is formed as shown in FIGS. 3d and 3e.
- the collector contact 21 is formed by turning the C. 15 upside down, placing an In plate 20 on the protrusion 17, placing a weight having a flat end surface on the In plate 20, and heating the assembly by employing a spatial spread limiting jig as in Example 1.
- the heating condition is 540 C. and 7 minutes.
- the difference between W and W shown in FIG. 1 or the depth of the narrow collector region substantially coincides with the height of the protrusion formed by the second step. For example, when the protrusion was 20p. in height as described hereinabove, a depth difference of 22p appeared.
- this method has the advantage that the influence due to the shift of the concave collector contact can be minimized.
- EXAMPLE 3 This method relates particularly to a method of making a transistor having a concave collector contact of a silicon body and will be explained in conjunction with FIGS. 4:: to 4e.
- silicon oxide films 22 are formed by oxidizing both surfaces of an N type silocon body of 10 ohm-cm. in resistivity. Then, the silicon oxide film 22 on one surface is removed except the portion corresponding to a narrow collector layer where a concave collector contact is to be formed (i.e. the collector layer having a width of W in FIG. 1). The remaining portion serves as a deposition mask. Then, phosphorus is deposited on the exposed surface to form a first deposition layer 23 as shown in FIG. 4b. At this time an oxide layer is formed again on the exposed surface.
- the oxide film 22 used as a mask in the foregoing step is etched off as shown in FIG. 4c and a second impurity deposition is performed again in an atmosphere including water vapor to form a second deposition layer 24 and an oxide film 28.
- Antimony is used as the second impurity.
- phosphorus is diffused to 30p. and antimony is diffused to 10;]. by the diffusion process for 5 hours. In this way, a concave collector contact 25 having a difference of 20p. is formed.
- a base layer 26 and an emitter layer 27 are formed in the silicon body 21 by the same techniques as used in forming conventional planar or mesa type transistors to obtain a transistor as shown in FIG. 4e.
- the impurities for making the concave collector contact are deposited before the emitter and base layers are formed. It is also important that the first impurity for forming the first deposition layer has a larger diffusion constant than the second impurity for forming the second deposition layer.
- An important advantage of this method is that the contact is formed by a single diffusion step. Namely, no care need be taken of contamination after the diffusion process is initiated and only time and temperature have to be controlled. Thus this method is suitable for mass production.
- EXAMPLE 4 This method relates to a method of making the concave collector contact easily and with good reproducibility by using the etching and epitaxial growth techniques no mater how complicated the pattern of the emitter layer is. This method will be described with reference to FIGS. 50 to Sc.
- the first step of this method is to provide protrusions 29 in the region facing the emitter region as in Example 2.
- the protrusions 29 are provided by etching the body 38 through a photoresist film 30 in a mixture etchant of HF, HNO CI-I COOH, etc. after the photoresist film is selectively applied when the photoetching technique is used.
- the photoresist film is used in the above description, it is also possible in this method to first form a silicon oxide film by thermal oxidation and to employ it as an etching mask. It is characteristic of this method to provide the protrusions 29.
- an epitaxial growth layer 31 of less than 0.02 ohm-cm, in resistivity and having an N conductivity-type is grown on the N conductivity type body 38 which serves as the collector layer of the transistor, so that the collector contact 31 has the designed shape.
- an impurity is diffused from the surface of the body 38 opposite to said epitaxial layer 31 to form a base layer 32 as in Examples 1 and The epitaxial growth layer 31 formed by said process. becomes a collector contact.
- the collector contact completely forms the desired concave collector contact due to the protrusions 29 and the epitaxial growth layer 31 grown substantially in parallel with said protrusions.
- emitter layers 33 are formed in the base layer 32 by selective diffusion.
- the positions of the emitter layers 33 must be adjusted to the positions corresponding to the protrusions 29 formed in the first step.
- emitter electrodes 34 and base electrodes 35 are formed of a suitable material like Au, Al, etc. to complete a transistor.
- the work can be done quite efficiently so long as the positioning in the first etching step is done carefully.
- the inventors have found that it is advisable to provide a silicon epitaxial growth layer when the semiconductor body is silicon and a germanium epitaxial layer when it is germanium because the formation of a heterojunction can thereby be prevented.
- the concave collector contact is formed by the epitaxial growth method, it is possible to form the concave portions corresponding to the protrusions under a substantially uniform condition. Further, since the protrusions are formed by the photoetching technique, they can be formed quite accurately.
- the collector contact was made of concave shape.
- the following modifications can attain the objects of the invention although the collector contact having the concave shape is preferable.
- the collector contact has, at its peripheral portion, a continuous protrusion the area of which is ID percent or more of that of the collector contact or discrete protrusions the total area of which is 10 percent or more of the area of the collector contact, the objects of the invention can be attained.
- the value of 10 percent is an empirical value. If the area of the protrusion or protrusions is less than 10 of that of the collector contact, a concentration of current called a hot spot takes place, and the transistor is apt to undergo the second breakdown.
- Example 1 the peripheral of the projection 13 provided to the weight 14 has only percent be modified.
- Example 2 the circular portion l7 provided in the second step as shown in FIG. 3b has only to be cut into an appropriate shape.
- Example 3 the areas of the first and second deposition layers percent and 24 shown in FIGS. 4b and 40 have only to be modified, for example the area of the first deposition layer 23 has only to be made 40 percent of the area of Example 3.
- Example 4 the shape of the protrusion 29 has only to be modified as in Example 2.
- the shape of the collector contact of the invention includes perfect as well as imperfect concave shapes.
- a transistor comprising an emitter layer of a material of one conductivity-type, a base layer of a material having a conductivity-type opposite to said one conductivity-type forming a junction on one surface thereof with said emitter layer, a collector layer of material of said one conductivity-type forming a junction on one surface with the other surface of said base layer, said collector layer having on the other surface thereof a protruding portion which opposes at least a portion of said emitter layer, and a collector contact having a recessed portion which is generally complementary to and in electrical contact with said protruding portion of said collector layer.
- a transistor as in claim 1 wherein said protruding portion of said collector layer is annular in shape.
- a transistor as in claim 1 wherein said collector contact is of a material having a resistivity which is lower than the resistivity of the material forming the collector layer
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Life Sciences & Earth Sciences (AREA)
- Mechanical Engineering (AREA)
- Wood Science & Technology (AREA)
- Forests & Forestry (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
A switching transistor element of the concave collector contact structure and having excellent second breakdown characteristics and a method of making such a transistor by forming the concave collector contact by the alloying method using a jig comprising a projection, by the diffusion method which employs two kinds of impurities having different diffusion constants or by the epitaxial growth method using a substrate to which a concave part is provided in advance.
Description
0 United States Patent 1111 3,582,724
[72] Inventors Osamu Nakahara [56] References Cited g M M H h b th UNITED STATES PATENTS azuyos I 00; ass 1 o origuc I, 0 o oflbgun Gummmken; Tatsuya lshiham 2,813,817 11/1957 Lenerenz 317/235 owshi anofdapan 3,220,896 11/1965 Miller 317/235 [2]] A I No 759 6 3,253,197 5/1966 Haas 317/235 [22] fg Se 13 1968 3,377,527 4/1968 Beale etal.. 317/235 Patented M0ore..... i Assignees s y Electric Co, L Porter Moriguchi-shLJapan; FOREIGN PATENTS Tokyo Sanyo Electric 1,450,952 7/1966 France 317/235 [32] Priority e :t 'J "Y [33] Japa'n Attorney-Darby and Darby [31] 42/60956, 42/60958, 42/60957 and [54] TRANSISTOR HAVING CONCAVE COLLECTOR CONTACT AND METHOD OF MAKING SAME 9 Claims, 16 Drawing Figs.
[52] US. Cl 317/235,
148/175, 148/177 [51] lnt.Cl H011 11/06 [50] Field of Search 317/235/40.l,
ABSTRACT: A switching transistor element of the concave collector contact structure and having excellent second breakdown characteristics and a method of making such a transistor by forming the concave collector contact by the alloying method using a jig comprising a projection, by the diffusion method which employs two kinds of impurities having different diffusion constants or by the epitaxial growth method using a substrate to which a concave part is provided in advance.
TRANSISTOR HAVING CONCAVE COLLECTOR CONTACT AND METHOD OF MAKING SAME BACKGROUND OF THE INVENTION 1. Field of the Invention This invention relates to a transistor, and more particularly to the structure of a switching transistor comprising a high resistivity substantial collector layer and a low resistivity collector contact, wherein the second breakdown characteristics thereof are improved by changing the thickness of the collector layer facing the emitter layer or forming a concave collector contact.
2. Description of the Prior Art When a reverse bias is applied between the emitter and the base of a conventional switching transistor to operate it as a circuit element, a second breakdown, which causes a rapid lowering of the collector-emitter breakdown voltage, takes place when the current running between the collector and the base exceeds a certain value.
The cause of this second breakdown has not yet been clarified, but it is considered that the center portion of the emitter layer locally turns into the state of the forward bias due to the potential drop of the base layer and the local concentration of current takes place. Then, the local heating of the reverse-biased junction, i.e. the local rise of temperature of the junction occurs and it diminishes the barrier characteristics of the junction.
Accordingly, conventional switching transistors suffer from the inconvenience that they must be used in a low potential reg1on.
SUMMARY OF THE INVENTION A primary object of this invention is to provide a reliable switching transistor having a high breakdown voltage by forming a concave collector contact to change the thickness of an active collector layer facing an emitter layer.
Another object of this invention is to provide a method of forming said collector contact simply by use of conventional techniques to obtain the transistor comprising said collector contact.
A further object of this invention is to provide a method of forming said concave collector contact by two deposition processes and one diffusion process.
A still further object of this invention is to provide a method of forming said concave collector contact simply by employing the alloying method or the epitaxial growth method after the etching process.
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 shows a cross section of a transistor structure embodying this invention;
FIG. 2 is a diagram illustrating the method of making the transistor of this invention by use of the alloying technique;
FIGS. 3a to 3f are diagrams illustrating the method of making a transistor of this invention by use of the other alloying technique;
FIGS. 4a to 4e are diagrams illustrating the method of making a transistor of this invention by two deposition processes and one diffusion process; and
FIG. 5a to 5c are diagrams illustrating a method of making a concave collector contact by the epitaxial growth method.
DESCRIPTION OF THE PREFERRED EMBODIMENTS Referring to FIG. I, the structure of a transistor of this invention will be described in detail in conjunction with a theoretical analysis of its characteristics. As shown in FIG. 1, the transistor of this invention comprises an N conductivitytype base layer 2 provided by diffusion in a P conductivitytype Ge substrate 1, a P conductivity-type emitter layer 3, and a P conductivity-type collector contact 4 formed in a lightly doped region which becomes a collector layer.
It is characteristic of this invention that the collector contact has a concave shape. Namely, the substantial collector layer 5 has a convex shape.
TABLE 1 R(mm) 0 0.7 0.85 1.2 1.65
As is evident from Table 1, the transistor having a concave collector contact can withstand a very large current even when the resistivity and the collector width are the same as those of the transistor with R=0. The transistors described above have substantially the same collector-base avalanche breakdown voltage.
The circuit used in this experiment was formed by connecting a load inductance L and a power source V for feeding the collector voltage in series between the emitter and the collector, and by providing a power source V for supplying the reverse bias between the base and the emitter and a pulse generator for supplying a forward bias connected in parallel with said power source V The values shown in Table I were obtained by measuring the collector current I when the second breakdown was initiated by successively supplying forward bias pulse voltage and, at the same time, by increasing said V The reason why the above-mentioned current i increases in the transistor having said collector contact structure is as follows according to the investigation by the inventors.
As is described in the Proceedings of the IEEE, vol. 56, No. l, 1968, pp. 123l24, when a reverse bias is applied between the emitter and the base, the value of the generated voltage due to a decrease in the current running through the load inductance reaches the collector-base breakdown voltage and the avalanche breakdown current flows between the collector and the base until the transistor acquires a cutoff state. However, the current path differs from transistor to transistor and, in a transistor with R 0, the avalanche breakdown occurs initially in a part corresponding to the narrow collector region. Therefore, the transverse potential drop in the base layer is relatively small in the transistor of this invention which comprises the concave collector contact. On the other hand, in a transistor with R=0 or having a plane collector contact, the transverse potential drop is large on account of the breakdown current flowing into the base layer. This difference between the two types of transistors is considered to cause the difference to occur in the second breakdown characteristics.
As has become apparent from the foregoing explanation, the second breakdown voltage due to the emitter-collector reverse bias can be remarkably enhanced in the transistor of this invention only by making the collector contact into a con.- cave shape.
The methods of fabricating the transistor of this invention which comprises the concave collector contact will be described concretely with reference to FIGS. 2 to 5.
EXAMPLE 1 The first example will be explained with reference to FIG. 2. A donor impurity is diffused by the powder method into a P conductivity-type germanium substrate 7 having a thickness of 200p. and a resistivity of 15ohm-cm. Then the thickness IS made to be 140p. by selectively etching one of the surfaces. In this process, the layer formed by the diffusion is the base layer 8 and it has a surface impurity concentration of 3.5Xl atoms/cm. and a width of about 60p.
After forming the base layer, the emitter layer is formed. An alloy ball of l.85 mm. in diameter which includes 80 percent by weight of Pb and 20 percent by weight of In is mounted on the Ge substrate and heated at 560 C. for 7 minutes to alloy with the Ge substrate. According to this process, an emitter layer is provided and an emitter-base junction 9 is formed at a depth of 17p. The emitter layer 10 has a diameter of about 3 mm. Namely, the alloy ball becomes large in its extension when alloying.
The most characteristic process in this method is one of forming the concave collector contact in the collector layer. In this process, an In plate 11 ofO.4 mm. in thickness and 3.9 mm. in diameter is disposed at a position in the desired region which satisfies the conditions 0 R and W, W Said plate is heated at 450 C. for 7 minutes for alloying. In this case, a jig 12 which limits the spatial spread of the In plate 11 is used and a weight 14 having a projection 13 is mounted on the In plate as shown in FIG. 2. When the weight 14 having the projection 13 is used, the part of the In plate in contact with projection 13 is pressed by the projection after fusing and a thin fused layer surrounded by a layer higher by the height of the projection is formed. When heat alloying was performed at 450 C. and for 7 minutes by using a weight of 3.85 mm. in diameter and 1.8 g. in weight which had a projection of 1.85 mm. in diameter and 0.3 mm. in height as said weight 14, the concave collector contact became 4 mm. in diameter, the deeply alloyed region was 65;1., the shallowly alloyed region was 48;; and the radius of the narrow collector layer, i.e. the distance corresponding to R in FIG. 1 was 0.85 mm.
Since the collector contact formed by this method is not plane, heat treatment is performed again to facilitate the setting to the header. This time, the heat treatment is performed at 450 C. and for 7 minutes by using a plane weight not having the projection. The concave part of the In plate is removed by this treatment and a plane surface is formed. During this treatment, In hardly alloys into Ge and merely the In plate melts to become fiat at its surface.
This method differs from the conventional alloying method only in providing a projection at the desired part of the weight and the established conventional alloying techniques can be utilized without modification. Further, in this method, the concave collector contact can be formed by single alloying treatment.
Further, even in an overlayed type transistor wherein a plurality of emitter layers exist independently in a base layer, the concave collector contact can be formed simply by working the end part of the jig weight.
EXAMPLE 2 The second method will be explained with reference to FIGS. 3a to 3f, which show respective steps.
In the first step, as described in Example 1, a donor impurity is diffused by the powder method into a P type germanium body 15 of 200p. in thickness and I5 ohm-cm in resistivity. Then one of the surfaces of the body is coated with wax, while the other surface is selectively etched. As a result, a base layer 16 of 60p. in diffusion depth and 3.5Xl0 atoms/cm in surface impurity concentration is formed in the Ge body 15 of 140p. in thickness as shown in FIG. 3a. The second step which is the most characteristic of this method is shown in FIG. 3b. In this method, the position of the emitter layer is determined first and then a circular protrusion 17 having a selected radius R 0 is formed on the germanium body 15. The protrusion 17 is 1.9 mm. in diameter and p. in height, for example. The manufacturing process of the protrusion 17 has an important meaning for the shape of the concave collector contact described hereinbelow. In an experiment made by the inventors, a stamped Ni plate of 1.9 mm. in diameter is adhered in place with wax to form an etching mask.
As has been described hereinabove, an emitter layer 18 is provided by the alloying method in the third step as shown in FIG. 3c in the same way as in said first method after the protrusion 17 is formed. Then the base tab 19 for deriving the base layer 16 is attached thereto. Next, as a fourth step, a concave collector contact 21 characteristic of this invention is formed as shown in FIGS. 3d and 3e.
The collector contact 21 is formed by turning the C. 15 upside down, placing an In plate 20 on the protrusion 17, placing a weight having a flat end surface on the In plate 20, and heating the assembly by employing a spatial spread limiting jig as in Example 1. The heating condition is 540 C. and 7 minutes.
The difference between W and W shown in FIG. 1 or the depth of the narrow collector region substantially coincides with the height of the protrusion formed by the second step. For example, when the protrusion was 20p. in height as described hereinabove, a depth difference of 22p appeared.
In this method, in order to passivate the junctions exposed at the surface of the semiconductor body, a part of eachjunction exposed at the surface is etched with a mixed etchant of HF and HNO CH COOH, etc., as shown in FIG. 3fas a final step. Since, according to this method, the collector contact having a concave shape is naturally formed by first providing a protrusion on a semiconductor body by etching, it is not necessary to worry about the shape of an impurity metal plate for forming the contact but any shape will be accepted.
Further, since the height of the protrusion can be made accurate by etching, the position of the narrow collector layer can be chosen accurately. Therefore, this method has the advantage that the influence due to the shift of the concave collector contact can be minimized.
EXAMPLE 3 This method relates particularly to a method of making a transistor having a concave collector contact of a silicon body and will be explained in conjunction with FIGS. 4:: to 4e. First, as shown in FIG. 4a, silicon oxide films 22 are formed by oxidizing both surfaces of an N type silocon body of 10 ohm-cm. in resistivity. Then, the silicon oxide film 22 on one surface is removed except the portion corresponding to a narrow collector layer where a concave collector contact is to be formed (i.e. the collector layer having a width of W in FIG. 1). The remaining portion serves as a deposition mask. Then, phosphorus is deposited on the exposed surface to form a first deposition layer 23 as shown in FIG. 4b. At this time an oxide layer is formed again on the exposed surface.
Usually this deposition step is done at l200 C. and for 40 minutes. The deposited impurity, phosphorus, diffuses into the semiconductor body, though gradually.
After said phosphorus deposition step, the oxide film 22 used as a mask in the foregoing step is etched off as shown in FIG. 4c and a second impurity deposition is performed again in an atmosphere including water vapor to form a second deposition layer 24 and an oxide film 28. Antimony is used as the second impurity.
in this method, it is important to use impurities giving the same conductivity type, but having different diffusion constants like phosphorous and antimony.
When phosphorus is diffused into the silicon body at 1300 C., its diffusion constant is about 10' cm /sec, while that of antimony is about 3Xl0 cm /sec. under the same condition. Thus the diffusion constant of phosphorus is about three times larger. This method makes the most of the difference in the diffusion constant. After the deposition process is completed, the body is carried into a furnace to perform diffusion as shown in FIG. 4d and the diffusion is performed at 1300 C.
Since the diffusion constants of the first and second diffusion layers differ by a factor of about three, phosphorus is diffused to 30p. and antimony is diffused to 10;]. by the diffusion process for 5 hours. In this way, a concave collector contact 25 having a difference of 20p. is formed. After said step, a base layer 26 and an emitter layer 27 are formed in the silicon body 21 by the same techniques as used in forming conventional planar or mesa type transistors to obtain a transistor as shown in FIG. 4e.
It is a feature of this method that the impurities for making the concave collector contact are deposited before the emitter and base layers are formed. It is also important that the first impurity for forming the first deposition layer has a larger diffusion constant than the second impurity for forming the second deposition layer. An important advantage of this method is that the contact is formed by a single diffusion step. Namely, no care need be taken of contamination after the diffusion process is initiated and only time and temperature have to be controlled. Thus this method is suitable for mass production.
EXAMPLE 4 This method relates to a method of making the concave collector contact easily and with good reproducibility by using the etching and epitaxial growth techniques no mater how complicated the pattern of the emitter layer is. This method will be described with reference to FIGS. 50 to Sc.
Though Ge as well as Si may be used as semiconductor material in this method, the case where a silicon body 38 is employed will be described.
The first step of this method, is to provide protrusions 29 in the region facing the emitter region as in Example 2. As shown in FIG. 5a, the protrusions 29 are provided by etching the body 38 through a photoresist film 30 in a mixture etchant of HF, HNO CI-I COOH, etc. after the photoresist film is selectively applied when the photoetching technique is used. Though the photoresist film is used in the above description, it is also possible in this method to first form a silicon oxide film by thermal oxidation and to employ it as an etching mask. It is characteristic of this method to provide the protrusions 29.
Then, as shown in FIG. 5b, an epitaxial growth layer 31 of less than 0.02 ohm-cm, in resistivity and having an N conductivity-type is grown on the N conductivity type body 38 which serves as the collector layer of the transistor, so that the collector contact 31 has the designed shape. Next, an impurity is diffused from the surface of the body 38 opposite to said epitaxial layer 31 to form a base layer 32 as in Examples 1 and The epitaxial growth layer 31 formed by said process. becomes a collector contact. 1
As has become apparent from the foregoing description, the collector contact completely forms the desired concave collector contact due to the protrusions 29 and the epitaxial growth layer 31 grown substantially in parallel with said protrusions.
Then, as shown in FIG. 30, emitter layers 33 are formed in the base layer 32 by selective diffusion. The positions of the emitter layers 33 must be adjusted to the positions corresponding to the protrusions 29 formed in the first step.
Subsequently, emitter electrodes 34 and base electrodes 35 are formed of a suitable material like Au, Al, etc. to complete a transistor.
According to this method, since no novel techniques are employed, the work can be done quite efficiently so long as the positioning in the first etching step is done carefully. The inventors have found that it is advisable to provide a silicon epitaxial growth layer when the semiconductor body is silicon and a germanium epitaxial layer when it is germanium because the formation of a heterojunction can thereby be prevented. According to this method, since the concave collector contact is formed by the epitaxial growth method, it is possible to form the concave portions corresponding to the protrusions under a substantially uniform condition. Further, since the protrusions are formed by the photoetching technique, they can be formed quite accurately.
In all of the above-described embodiments the collector contact was made of concave shape. However, according to experiments made by the inventors, also the following modifications can attain the objects of the invention although the collector contact having the concave shape is preferable.
That is, even if the collector contact has not a continuous closed annular protrusion, if the collector contact has, at its peripheral portion, a continuous protrusion the area of which is ID percent or more of that of the collector contact or discrete protrusions the total area of which is 10 percent or more of the area of the collector contact, the objects of the invention can be attained. The value of 10 percent is an empirical value. If the area of the protrusion or protrusions is less than 10 of that of the collector contact, a concentration of current called a hot spot takes place, and the transistor is apt to undergo the second breakdown.
The manufacturing methods hereinabove described can easily be modified so as to manufacture such protrusion or protrusions. In Example 1, the peripheral of the projection 13 provided to the weight 14 has only percent be modified. In Example 2, the circular portion l7 provided in the second step as shown in FIG. 3b has only to be cut into an appropriate shape. In Example 3, the areas of the first and second deposition layers percent and 24 shown in FIGS. 4b and 40 have only to be modified, for example the area of the first deposition layer 23 has only to be made 40 percent of the area of Example 3. In Example 4, the shape of the protrusion 29 has only to be modified as in Example 2.
From the above description, it is to be noted that the shape of the collector contact of the invention includes perfect as well as imperfect concave shapes.
Further, according to experiments made by the inventors it was found that the preferably ratio of W to W shown in FIG. 1 was W,/W :12.
Though the method has been described with reference to Si or Ge in the above Examples 1 to 4, the same effect is evidently obtained in the case of compound semiconductors such as GaAs, lnAs, AIP, SiC, etc.
We claim:
1. A transistor comprising an emitter layer of a material of one conductivity-type, a base layer of a material having a conductivity-type opposite to said one conductivity-type forming a junction on one surface thereof with said emitter layer, a collector layer of material of said one conductivity-type forming a junction on one surface with the other surface of said base layer, said collector layer having on the other surface thereof a protruding portion which opposes at least a portion of said emitter layer, and a collector contact having a recessed portion which is generally complementary to and in electrical contact with said protruding portion of said collector layer.
2. A transistor as in claim 1 wherein said protruding portion of said collector layer is annular in shape.
3. A transistor as in claim 1 wherein said collector contact is of a material having a resistivity which is lower than the resistivity of the material forming the collector layer,
4. A transistor as in claim 1 wherein the area of the recess of said collector contact is at least 10 percent of the area of the collector contact which is in electrical contact with the collector layer.
5. A transistor as in claim 1 wherein the height from the top of said protrusion of said collector layer to said junction of said base and collector layers (an) and the height from the portion of the collector contact adjacent said other surface of said collector layer surrounding said protruding portion to said junction of said base and collector layers has a ((0 ratio equal to at least 1.2.
6. A transistor as in claim 1 wherein the collector layer is formed with a recessed area at least partially around said protruding portion, said collector contact also being located in said recessed area.
7. A transistor as in claim 1 wherein the remainder of said other surface of said collector layer below said protruding portion is generally planar.
8. A transistor as in claim 1 wherein said protruding portion of said collector layer has a height of at least 10p.
9. A transistor as in claim 1 wherein said collector contact makes electrical contact with the protruding portion of said collector layer over substantially the entire exposed surfaceof said protruding portion.
Claims (8)
- 2. A transistor as in claim 1 wherein said protruding portion of said collector layer is annular in shape.
- 3. A transistor as in claim 1 wherein said collector contact is of a material having a resistivity which is lower than the resistivity of the material forming the collector layer.
- 4. A transistor as in claim 1 wherein the area of the recess of said collector contact is at least 10 percent of the area of the collector contact which is in electrical contact with the collector layer.
- 5. A transistor as in claim 1 wherein the height from the top of said protrusion of said collector layer to said junction of said base and collector layers ( omega 1) and the height from the portion of the collector contact adjacent said other surface of said collector layer surrounding said protruding portion to said junction of said base and collector layers has a ( omega 2) ratio equal to at least 1.2.
- 6. A transistor as in claim 1 wherein the collector layer is formed with a recessed area at least partially around said protruding portion, said collector contact also being located in said recessed area.
- 7. A transistor as in claim 1 wherein the remainder of said other surface of said collector layer below said protruding portion is generally planar.
- 8. A transistor as in claim 1 wherein said protruding portion of said collector layer has a height of at least 10 Mu .
- 9. A transistor as in claim 1 wherein said collector contact makes electrical contact with the protruding portion of said collector layer over substantially the entire exposed surface of said protruding portion.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6095867 | 1967-09-22 | ||
JP6095967 | 1967-09-22 | ||
JP6095667 | 1967-09-22 |
Publications (1)
Publication Number | Publication Date |
---|---|
US3582724A true US3582724A (en) | 1971-06-01 |
Family
ID=27297346
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US759650A Expired - Lifetime US3582724A (en) | 1967-09-22 | 1968-09-13 | Transistor having concave collector contact and method of making same |
Country Status (1)
Country | Link |
---|---|
US (1) | US3582724A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3870576A (en) * | 1970-04-29 | 1975-03-11 | Ilya Leonidovich Isitovsky | Method of making a profiled p-n junction in a plate of semiconductive material |
US3953255A (en) * | 1971-12-06 | 1976-04-27 | Harris Corporation | Fabrication of matched complementary transistors in integrated circuits |
DE2626285A1 (en) * | 1975-06-11 | 1976-12-23 | Sony Corp | TRANSFORMER |
US4252581A (en) * | 1979-10-01 | 1981-02-24 | International Business Machines Corporation | Selective epitaxy method for making filamentary pedestal transistor |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2813817A (en) * | 1952-09-20 | 1957-11-19 | Rca Corp | Semiconductor devices and their manufacture |
US3220896A (en) * | 1961-07-17 | 1965-11-30 | Raytheon Co | Transistor |
US3253197A (en) * | 1962-06-21 | 1966-05-24 | Amelco Inc | Transistor having a relatively high inverse alpha |
FR1450952A (en) * | 1964-12-19 | 1966-06-24 | Telefunken Patent | Semiconductor device and in particular, transistor |
US3260902A (en) * | 1962-10-05 | 1966-07-12 | Fairchild Camera Instr Co | Monocrystal transistors with region for isolating unit |
US3377527A (en) * | 1963-12-13 | 1968-04-09 | Philips Corp | Low capacity and resistance transistor structure employing a two-conductivity collector region |
US3414783A (en) * | 1966-03-14 | 1968-12-03 | Westinghouse Electric Corp | Electronic apparatus for high speed transistor switching |
-
1968
- 1968-09-13 US US759650A patent/US3582724A/en not_active Expired - Lifetime
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2813817A (en) * | 1952-09-20 | 1957-11-19 | Rca Corp | Semiconductor devices and their manufacture |
US3220896A (en) * | 1961-07-17 | 1965-11-30 | Raytheon Co | Transistor |
US3253197A (en) * | 1962-06-21 | 1966-05-24 | Amelco Inc | Transistor having a relatively high inverse alpha |
US3260902A (en) * | 1962-10-05 | 1966-07-12 | Fairchild Camera Instr Co | Monocrystal transistors with region for isolating unit |
US3377527A (en) * | 1963-12-13 | 1968-04-09 | Philips Corp | Low capacity and resistance transistor structure employing a two-conductivity collector region |
FR1450952A (en) * | 1964-12-19 | 1966-06-24 | Telefunken Patent | Semiconductor device and in particular, transistor |
US3414783A (en) * | 1966-03-14 | 1968-12-03 | Westinghouse Electric Corp | Electronic apparatus for high speed transistor switching |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3870576A (en) * | 1970-04-29 | 1975-03-11 | Ilya Leonidovich Isitovsky | Method of making a profiled p-n junction in a plate of semiconductive material |
US3953255A (en) * | 1971-12-06 | 1976-04-27 | Harris Corporation | Fabrication of matched complementary transistors in integrated circuits |
DE2626285A1 (en) * | 1975-06-11 | 1976-12-23 | Sony Corp | TRANSFORMER |
US4252581A (en) * | 1979-10-01 | 1981-02-24 | International Business Machines Corporation | Selective epitaxy method for making filamentary pedestal transistor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3196058A (en) | Method of making semiconductor devices | |
US3025589A (en) | Method of manufacturing semiconductor devices | |
US3226613A (en) | High voltage semiconductor device | |
US3028655A (en) | Semiconductive device | |
US5156981A (en) | Method of making a semiconductor device of a high withstand voltage | |
JPH01198069A (en) | Bipolar transistor | |
US3460009A (en) | Constant gain power transistor | |
US5223442A (en) | Method of making a semiconductor device of a high withstand voltage | |
US3582724A (en) | Transistor having concave collector contact and method of making same | |
US3638301A (en) | Method for manufacturing a variable capacitance diode | |
GB1310412A (en) | Semiconductor devices | |
US5089427A (en) | Semiconductor device and method | |
US3519900A (en) | Temperature compensated reference diodes and methods for making same | |
US4393574A (en) | Method for fabricating integrated circuits | |
US3500141A (en) | Transistor structure | |
US3780426A (en) | Method of forming a semiconductor circuit element in an isolated epitaxial layer | |
US3614560A (en) | Improved surface barrier transistor | |
US6218222B1 (en) | Method of manufacturing a semiconductor device with a schottky junction | |
US3319139A (en) | Planar transistor device having a reentrant shaped emitter region with base connection in the reentrant portion | |
US3118094A (en) | Diffused junction transistor | |
US2975085A (en) | Transistor structures and methods of manufacturing same | |
US3426254A (en) | Transistors and method of manufacturing the same | |
US3475235A (en) | Process for fabricating a semiconductor device | |
US3769563A (en) | High speed, high voltage transistor | |
US3585465A (en) | Microwave power transistor with a base region having low-and-high-conductivity portions |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SANYO ELECTRIC CO., LTD., A CORP. OF JAPAN,JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOKYO SANYO ELECTRIC CO., LTD., A CORP. OF JAPAN;REEL/FRAME:004639/0409 Effective date: 19861022 Owner name: SANYO ELECTRIC CO., LTD., 18, KEIHANHONDORI 2-CHOM Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:TOKYO SANYO ELECTRIC CO., LTD., A CORP. OF JAPAN;REEL/FRAME:004639/0409 Effective date: 19861022 |