US20210327706A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20210327706A1 US20210327706A1 US17/359,634 US202117359634A US2021327706A1 US 20210327706 A1 US20210327706 A1 US 20210327706A1 US 202117359634 A US202117359634 A US 202117359634A US 2021327706 A1 US2021327706 A1 US 2021327706A1
- Authority
- US
- United States
- Prior art keywords
- layer
- patterned photoresist
- photoresist layer
- semiconductor device
- recesses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 40
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 17
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 17
- 229910052710 silicon Inorganic materials 0.000 claims description 16
- 239000010703 silicon Substances 0.000 claims description 16
- WNUPENMBHHEARK-UHFFFAOYSA-N silicon tungsten Chemical compound [Si].[W] WNUPENMBHHEARK-UHFFFAOYSA-N 0.000 claims description 14
- 239000000463 material Substances 0.000 claims description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 2
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 2
- 229920002120 photoresistant polymer Polymers 0.000 abstract description 96
- 238000004519 manufacturing process Methods 0.000 abstract description 31
- 239000000758 substrate Substances 0.000 abstract description 26
- 238000010586 diagram Methods 0.000 description 18
- 238000000034 method Methods 0.000 description 18
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 15
- 239000011248 coating agent Substances 0.000 description 14
- 238000000576 coating method Methods 0.000 description 14
- 238000005530 etching Methods 0.000 description 10
- 238000000231 atomic layer deposition Methods 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
- H01L21/0276—Photolithographic processes using an anti-reflective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/16—Coating processes; Apparatus therefor
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/20—Exposure; Apparatus therefor
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/26—Processing photosensitive materials; Apparatus therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0332—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0335—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by their behaviour during the process, e.g. soluble masks, redeposited masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0338—Process specially adapted to improve the resolution of the mask
-
- H01L27/10823—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/34—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
- H10B12/0335—Making a connection between the transistor and the capacitor, e.g. plug
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
Definitions
- the present invention relates generally to a semiconductor device and manufacturing method thereof, and more specifically to a semiconductor device and manufacturing method thereof applying photoresists.
- Photolithography is an essential process in the fabrication of semiconductor ICs. Principally, the photolithography is to form designed patterns such as implantation patterns or layout patterns on at least a photomask, and then to precisely transfer such patterns to a photoresist layer by exposure and development steps. Subsequently, by performing semiconductor processes such as ion implantation, etching process, or deposition, the complicated and sophisticated IC structure is obtained.
- DPT double patterning technique
- the present invention provides a semiconductor device and manufacturing method thereof, which forms photoresist layers several times and then etching once to shrink gaps between formed patterns.
- the present invention provides a method of manufacturing a semiconductor device including the following steps.
- a first patterned photoresist layer is formed on a substrate.
- a second patterned photoresist layer is formed on the substrate after the first patterned photoresist layer is formed, wherein the first patterned photoresist layer and the second patterned photoresist layer are arranged alternatively.
- a liner is formed to cover sidewalls of the first patterned photoresist layer and the second patterned photoresist layer.
- the present invention provides a semiconductor device, including a plurality of pillars being disposed on a layer, wherein the layer includes first recesses and second recesses, wherein the depths of the first recesses are less than the depths of the second recesses.
- the present invention provides a semiconductor device, including a plurality of hole structures being disposed on a layer, wherein the layer includes first holes and second holes, wherein the depths of the first holes are less than the depths of the second holes.
- the present invention provides a semiconductor device and manufacturing method thereof, which forms a first patterned photoresist layer and a second patterned photoresist layer on a substrate sequentially, and then forms a liner covering sidewalls of the first patterned photoresist layer and the second patterned photoresist layer. Therefore, pattern precision can be increased by forming photoresists many times (or respectively). Furthermore, patterns can be formed more precisely than only coating photoresists by forming the liner surrounding the first patterned photoresist layer and the second patterned photoresist layer.
- FIG. 1 schematically depicts a top view and a cross-sectional view of a method of manufacturing a semiconductor device according to an embodiment of the present invention.
- FIG. 2 schematically depicts a top view and a cross-sectional view of a method of manufacturing a semiconductor device according to an embodiment of the present invention.
- FIG. 3 schematically depicts a top view and cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention.
- FIG. 4 schematically depicts a top view and cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention.
- FIG. 5 schematically depicts cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention.
- FIG. 6 schematically depicts cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention.
- FIG. 7 schematically depicts cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention.
- FIG. 9 schematically depicts cross-sectional views of a method of manufacturing a semiconductor device according to another embodiment of the present invention.
- FIG. 10 schematically depicts cross-sectional views of a method of manufacturing a semiconductor device according to another embodiment of the present invention.
- FIG. 11 schematically depicts cross-sectional views of a method of manufacturing a semiconductor device according to another embodiment of the present invention.
- FIG. 14 schematically depicts a top view of a method of manufacturing a memory cell according to an embodiment of the present invention.
- FIG. 15 schematically depicts a top view of a substrate structure.
- FIG. 16 schematically depicts a top view of a substrate structure.
- FIGS. 1-4 schematically depicts top views and cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention.
- the upper diagram of FIG. 1 is a top view of a method of manufacturing a semiconductor device
- the lower diagram of FIG. 1 is a cross-sectional view of the upper diagram along line AA′.
- a substrate 110 is provided.
- the substrate 110 may include a plurality of material layers.
- the substrate 110 may include a tungsten silicon layer 112 , a silicon nitride layer 114 , an oxide layer 116 , an organic dielectric layer (ODL) 118 and a silicon-containing hard mask bottom anti-reflection coating (SHB) layer 119 stacked from bottom to top, but it is not limited thereto.
- a first patterned photoresist layer 10 is formed on the substrate 110 .
- the pattern of the first patterned photoresist layer 10 is night square photoresists arranged regularly, but it is not limited thereto.
- the upper diagram of FIG. 2 is a top view of a method of manufacturing a semiconductor device
- the lower diagram of FIG. 2 is a cross-sectional view of the upper diagram along line AA′.
- a second patterned photoresist layer 20 is formed on the substrate 110 after the first patterned photoresist layer 10 is formed on the substrate 110 .
- the first patterned photoresist layer 10 and the second patterned photoresist layer 20 are arranged alternatively, but it is not restricted thereto.
- the photoresist layers are formed several times (respectively), thereby gaps between patterns of the photoresist layers being shrunk.
- minimum distances P between patterns of the first patterned photoresist layer 10 and patterns of the second patterned photoresist layer 20 are less than minimum distances between patterns of the first patterned photoresist layer 10 and minimum distances between patterns of the second patterned photoresist layer 20 .
- the upper diagram of FIG. 3 is a top view of a method of manufacturing a semiconductor device
- the left and lower diagram of FIG. 3 is a cross-sectional view of the upper diagram along line AA′
- the right and lower diagram of FIG. 3 is a cross-sectional view of the upper diagram along line BB′.
- a liner 30 is formed to cover sidewalls of the first patterned photoresist layer 10 and the second patterned photoresist layer 20 .
- the liner 30 covers sidewalls S 1 and top surfaces T 1 of the first patterned photoresist layer 10 , and sidewalls S 2 and top surfaces T 2 of the second patterned photoresist layer 20 .
- the liner 30 may only cover the sidewalls S 1 of the first patterned photoresist layer 10 , and the sidewalls S 2 of the second patterned photoresist layer 20 . That is, the liner 30 may blanketly cover the sidewalls S 1 and the top surfaces T 1 of the first patterned photoresist layer 10 , and the sidewalls S 2 and the top surfaces T 2 of the second patterned photoresist layer 20 , and then the liner 30 of the first patterned photoresist layer 10 and the second patterned photoresist layer 20 is removed except for the liner 30 covering the sidewalls S 1 of the first patterned photoresist layer 10 and the sidewalls S 2 covering the second patterned photoresist layer 20 , depending upon practical requirements.
- the liner 30 may by formed by an atomic layer deposition (ALD) process, so that the liner 30 can be formed more accurately than the first patterned photoresist layer 10 and the second patterned photoresist layer 20 being formed by spin-coating.
- the liner 30 may be an oxide liner, but it is not limited thereto.
- the upper diagram of FIG. 4 is a top view of a method of manufacturing a semiconductor device
- the left and lower diagram of FIG. 4 is a cross-sectional view of the upper diagram along line AA′
- the right and lower diagram of FIG. 4 is a cross-sectional view of the upper diagram along line BB′.
- the patterns of the first patterned photoresist layer 10 , the second patterned photoresist layer 20 and the liner 30 are transferred into material layers in the substrate 110 .
- the patterns of the first patterned photoresist layer 10 , the second patterned photoresist layer 20 and the liner 30 are transferred into material layers in the substrate 110 by several processes. As shown in FIG.
- the patterns of the first patterned photoresist layer 10 , the second patterned photoresist layer 20 and the liner 30 are transferred into the silicon nitride layer 114 and the oxide layer 116 , to form a plurality of pillars 10 a / 20 a , and each of the pillars 10 a / 20 a includes a silicon nitride layer 114 ′ and an oxide layer 116 ′, wherein the tungsten silicon layer 112 is used as an etch stop layer while pattern transferring.
- the organic dielectric layer (ODL) 118 and the silicon-containing hard mask bottom anti-reflection coating (SHB) layer 119 on the silicon nitride layer 114 and the oxide layer 116 are hard masks during etching transferring processes, for transferring the patterns of the first patterned photoresist layer 10 , the second patterned photoresist layer 20 and the liner 30 into the silicon nitride layer 114 and the oxide layer 116 . Therefore, the organic dielectric layer (ODL) 118 and the silicon-containing hard mask bottom anti-reflection coating (SHB) layer 119 are removed while pattern transferring. Two embodiments of pattern transferring are presented in the following, but the present invention is not restricted thereto.
- FIGS. 5-8 schematically depict cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention, wherein left diagrams of FIGS. 5-8 are cross-sectional views of FIG. 3 along line BB′ and right diagrams of FIGS. 5-8 are cross-sectional views of FIG. 3 along line CC′.
- a first etching process P 1 is performed to remove the liner 30 of FIG. 3 covering the top surfaces T 1 of the first patterned photoresist layer 10 , the liner 30 of FIG. 3 covering the top surfaces T 2 of the second patterned photoresist layer 20 , and the liner 30 of FIG.
- SHB silicon-containing hard mask bottom anti-reflection coating
- liners 30 a covering the sidewalls S 1 of the first patterned photoresist layer 10 only and covering the sidewalls S 2 of the second patterned photoresist layer 20 only are reserved.
- the silicon-containing hard mask bottom anti-reflection coating (SHB) layer 119 exposed by the first patterned photoresist layer 10 and the second patterned photoresist layer 20 is also removed to form a silicon-containing hard mask bottom anti-reflection coating (SHB) layer 119 a and expose a part of the organic dielectric layer (ODL) 118 .
- SHB silicon-containing hard mask bottom anti-reflection coating
- a second etching process P 2 is performed to remove the organic dielectric layer (ODL) 118 exposed by the first patterned photoresist layer 10 , the second patterned photoresist layer 20 and the silicon-containing hard mask bottom anti-reflection coating (SHB) layer 119 , to form an organic dielectric layer (ODL) 118 a and expose the oxide layer 116 , as shown in FIG. 6 .
- a third etching process P 3 is performed to remove the oxide layer 116 , the silicon nitride layer 114 and the tungsten silicon layer 112 exposed by the liners 30 a , the silicon-containing hard mask bottom anti-reflection coating (SHB) layer 119 a and the organic dielectric layer (ODL) 118 a , to form an oxide layer 116 a , a silicon nitride layer 114 a and a tungsten silicon layer 112 a , as shown in FIG. 7 .
- SHB hard mask bottom anti-reflection coating
- ODL organic dielectric layer
- the tungsten silicon layer 112 is also etched to form recesses R 1 while the third etching process P 3 is performed, thereby the tungsten silicon layer 112 a having a plurality of inverted T-shaped cross-sectional profiles.
- the liner 30 a and the silicon-containing hard mask bottom anti-reflection coating (SHB) layer 119 a having similar materials to the oxide layer 116 and the silicon nitride layer 114 are also removed while the oxide layer 116 and the silicon nitride layer 114 are etched, but only a part 118 a of the organic dielectric layer (ODL) 118 is removed while an organic dielectric layer (ODL) 118 b is reserved.
- ODL organic dielectric layer
- the hard mask H 1 includes the tungsten silicon layer 112 a , the silicon nitride layer 114 a and the oxide layer 116 a stacked from bottom to top.
- the hard mask H 1 may be a storage node hard mask of a capacitor, but it is not limited thereto.
- photoresist layers are formed sequentially, a liner surrounds the photoresist layers to form a pattern layer, and then the pattern of the pattern layer is transferred to material layers such as hard mask layers. In this way, gaps between patterns in the pattern layer can be shrunk and the pattern precision can be improved.
- FIGS. 9-11 schematically depict cross-sectional views of a method of manufacturing a semiconductor device according to another embodiment of the present invention.
- the first patterned photoresist layer 10 and the second patterned photoresist layer 20 are removed and thus recesses R 2 are formed between the liners 30 a , as shown in FIG. 9 .
- An etching process P 4 is performed to remove the silicon-containing hard mask bottom anti-reflection coating (SHB) layer 119 a , the organic dielectric layer (ODL) 118 , the oxide layer 116 , the silicon nitride layer 114 and the tungsten silicon layer 112 exposed by the liners 30 a , thereby first recesses R 3 and second recesses R 4 can being formed in the tungsten silicon layer 112 , as shown in FIG. 10 .
- SHB hard mask bottom anti-reflection coating
- ODL organic dielectric layer
- a tungsten silicon layer 112 b , a silicon nitride layer 114 b , an oxide layer 116 b , an organic dielectric layer (ODL) 118 c and a silicon-containing hard mask bottom anti-reflection coating (SHB) layer 119 b stacked from bottom to top can be formed, wherein depths d 1 of the first recesses R 3 are less than depths d 2 of the second recesses R 4 .
- the first recesses R 3 and the second recesses R 4 are arranged alternatively.
- FIG. 12 schematically depicts a top view of a method of manufacturing a memory cell according to an embodiment of the present invention.
- FIG. 13 schematically depicts cross-sectional views of FIG. 12 along line DD′ and line EE′.
- FIGS. 12-13 depict a substrate 220 , active parts 222 in the substrate 220 , word lines 230 embedded in the substrate 220 , a mask layer 240 on the substrate 220 , and recesses R 5 in the mask layer 240 .
- the tungsten silicon layer 112 b of FIG. 10 may correspond to the mask layer 240 of FIGS. 12-13 on the substrate 220 .
- the substrate 220 may be a silicon layer, a nitride layer and an oxide layer stacked from bottom to top, but it is not limited thereto.
- a substrate 310 may include a plurality of line patterns 312 , wherein the line patterns 312 extend along a direction x.
- the substrate 310 may include a silicon layer and an oxide layer stacked from bottom to top, but it is not limited thereto.
- the cross-sectional view of FIG. 10 may correspond to the cross-sectional view along the direction x, wherein the first recesses R 3 and the second recesses R 4 of FIG. 10 may correspond to the holes V 3 and the holes V 4 , and the shapes of the openings of the holes V 3 are different from the shapes of the openings of the holes V 4 .
- the depths of the holes V 1 are different from the depths of the holes V 2 , depending upon practical requirements.
- FIG. 16 schematically depicts a top view of a substrate structure.
- a substrate 410 may include active areas 412 and active areas 414 , wherein the active areas 412 may be a plurality of protruding islands, and each of the protruding islands may be isolated from an isolation layer (a location 420 of forming the isolation layer).
- the cross-sectional view of FIG. 10 may correspond to the cross-sectional view along line FF′ or the cross-sectional view along line GG′, wherein the first recesses R 3 and the second recesses R 4 of FIG. 10 may correspond to the recesses R 6 or the recesses R 7 between the active areas 412 , depending upon practical requirements.
- the liners 30 a , the silicon-containing hard mask bottom anti-reflection coating (SHB) layer 119 b and the organic dielectric layer (ODL) 118 c are removed as shown in FIG. 11 , thereby forming a hard mask H 2 , wherein the hard mask H 2 includes the tungsten silicon layer 112 b , the silicon nitride layer 114 b and the oxide layer 116 b stacked from bottom to top. More precisely, the hard mask H 2 may include a plurality of pillars, and each of the pillars may include a protruding part 112 b 1 of the tungsten silicon layer 112 b , the silicon nitride layer 114 b and the oxide layer 116 b .
- the hard mask H 2 may be a storage node hard mask of a capacitor, but it is not limited thereto.
- photoresist layers are sequentially formed, and then a liner surrounds these photoresist layers to form a pattern layer, and then the pattern layer is transferred into material layers such as a hard mask layer. In this way, gaps between patterns of the pattern layer can be shrunk, and pattern precision can be increased.
- the present invention provides a semiconductor device and manufacturing method thereof, which forms a first patterned photoresist layer and a second patterned photoresist layer on a substrate sequentially, and then forms a liner covering sidewalls of the first patterned photoresist layer and the second patterned photoresist layer.
- the patterns of the first patterned photoresist layer, the second patterned photoresist layer and the liner, or the patterns of the liner (after the first patterned photoresist layer the second patterned photoresist layer are removed) can be transferred into lower material layers.
- Pattern precision can be increased by forming photoresists many times (or respectively) and etching once.
- patterns in the lower material layers can be formed more precisely than only coating photoresists by forming the liner surrounding the first patterned photoresist layer and the second patterned photoresist layer, hence further increasing pattern precision.
- the liner may be formed by an atomic layer deposition (ALD) process, but it is not limited thereto.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Semiconductor Memories (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Photosensitive Polymer And Photoresist Processing (AREA)
Abstract
A method of manufacturing a semiconductor device includes the following steps. A first patterned photoresist layer is formed on a substrate. A second patterned photoresist layer is formed on the substrate after the first patterned photoresist layer is formed, wherein the first patterned photoresist layer and the second patterned photoresist layer are arranged alternatively. A liner is formed to cover sidewalls of the first patterned photoresist layer and the second patterned photoresist layer. The present invention also provides a semiconductor device, including a plurality of pillars being disposed on a layer, wherein the layer includes first recesses and second recesses, wherein the depths of the first recesses are less than the depths of the second recesses.
Description
- This application is a divisional application of and claims the benefit of U.S. patent application Ser. No. 16/174,237, filed Oct. 29, 2018.
- The present invention relates generally to a semiconductor device and manufacturing method thereof, and more specifically to a semiconductor device and manufacturing method thereof applying photoresists.
- Photolithography is an essential process in the fabrication of semiconductor ICs. Principally, the photolithography is to form designed patterns such as implantation patterns or layout patterns on at least a photomask, and then to precisely transfer such patterns to a photoresist layer by exposure and development steps. Subsequently, by performing semiconductor processes such as ion implantation, etching process, or deposition, the complicated and sophisticated IC structure is obtained.
- Along with miniaturization of semiconductor devices and progress in fabrication of semiconductor device, conventional lithography process meets the bottleneck due to printability and manufacturability. To meet the requirements of device design rules which continue to push the resolution limits of existing processes and tooling, double patterning technique (DPT) is developed and taken as one of the most promising lithography technologies for 32 nanometer (nm) node and 22 nm node patterning since it can increase the half-pitch resolution by up to two times using current infrastructures.
- The present invention provides a semiconductor device and manufacturing method thereof, which forms photoresist layers several times and then etching once to shrink gaps between formed patterns.
- The present invention provides a method of manufacturing a semiconductor device including the following steps. A first patterned photoresist layer is formed on a substrate. A second patterned photoresist layer is formed on the substrate after the first patterned photoresist layer is formed, wherein the first patterned photoresist layer and the second patterned photoresist layer are arranged alternatively. A liner is formed to cover sidewalls of the first patterned photoresist layer and the second patterned photoresist layer.
- The present invention provides a semiconductor device, including a plurality of pillars being disposed on a layer, wherein the layer includes first recesses and second recesses, wherein the depths of the first recesses are less than the depths of the second recesses.
- The present invention provides a semiconductor device, including a plurality of hole structures being disposed on a layer, wherein the layer includes first holes and second holes, wherein the depths of the first holes are less than the depths of the second holes.
- According to the above, the present invention provides a semiconductor device and manufacturing method thereof, which forms a first patterned photoresist layer and a second patterned photoresist layer on a substrate sequentially, and then forms a liner covering sidewalls of the first patterned photoresist layer and the second patterned photoresist layer. Therefore, pattern precision can be increased by forming photoresists many times (or respectively). Furthermore, patterns can be formed more precisely than only coating photoresists by forming the liner surrounding the first patterned photoresist layer and the second patterned photoresist layer.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIG. 1 schematically depicts a top view and a cross-sectional view of a method of manufacturing a semiconductor device according to an embodiment of the present invention. -
FIG. 2 schematically depicts a top view and a cross-sectional view of a method of manufacturing a semiconductor device according to an embodiment of the present invention. -
FIG. 3 schematically depicts a top view and cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention. -
FIG. 4 schematically depicts a top view and cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention. -
FIG. 5 schematically depicts cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention. -
FIG. 6 schematically depicts cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention. -
FIG. 7 schematically depicts cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention. -
FIG. 8 schematically depicts cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention. -
FIG. 9 schematically depicts cross-sectional views of a method of manufacturing a semiconductor device according to another embodiment of the present invention. -
FIG. 10 schematically depicts cross-sectional views of a method of manufacturing a semiconductor device according to another embodiment of the present invention. -
FIG. 11 schematically depicts cross-sectional views of a method of manufacturing a semiconductor device according to another embodiment of the present invention. -
FIG. 12 schematically depicts a top view of a method of manufacturing a memory cell according to an embodiment of the present invention. -
FIG. 13 schematically depicts cross-sectional views ofFIG. 12 along line DD′ and line EE′. -
FIG. 14 schematically depicts a top view of a method of manufacturing a memory cell according to an embodiment of the present invention. -
FIG. 15 schematically depicts a top view of a substrate structure. -
FIG. 16 schematically depicts a top view of a substrate structure. -
FIGS. 1-4 schematically depicts top views and cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention. The upper diagram ofFIG. 1 is a top view of a method of manufacturing a semiconductor device, and the lower diagram ofFIG. 1 is a cross-sectional view of the upper diagram along line AA′. As shown inFIG. 1 , asubstrate 110 is provided. Thesubstrate 110 may include a plurality of material layers. In this embodiment, thesubstrate 110 may include atungsten silicon layer 112, asilicon nitride layer 114, anoxide layer 116, an organic dielectric layer (ODL) 118 and a silicon-containing hard mask bottom anti-reflection coating (SHB)layer 119 stacked from bottom to top, but it is not limited thereto. A first patternedphotoresist layer 10 is formed on thesubstrate 110. In this embodiment, the pattern of the first patternedphotoresist layer 10 is night square photoresists arranged regularly, but it is not limited thereto. - The upper diagram of
FIG. 2 is a top view of a method of manufacturing a semiconductor device, and the lower diagram ofFIG. 2 is a cross-sectional view of the upper diagram along line AA′. As shown inFIG. 2 , a second patternedphotoresist layer 20 is formed on thesubstrate 110 after the first patternedphotoresist layer 10 is formed on thesubstrate 110. In this embodiment, the first patternedphotoresist layer 10 and the second patternedphotoresist layer 20 are arranged alternatively, but it is not restricted thereto. The photoresist layers are formed several times (respectively), thereby gaps between patterns of the photoresist layers being shrunk. For instance, minimum distances P between patterns of the first patternedphotoresist layer 10 and patterns of the second patternedphotoresist layer 20 are less than minimum distances between patterns of the first patternedphotoresist layer 10 and minimum distances between patterns of the second patternedphotoresist layer 20. - The upper diagram of
FIG. 3 is a top view of a method of manufacturing a semiconductor device, the left and lower diagram ofFIG. 3 is a cross-sectional view of the upper diagram along line AA′ and the right and lower diagram ofFIG. 3 is a cross-sectional view of the upper diagram along line BB′. As shown inFIG. 3 , aliner 30 is formed to cover sidewalls of the first patternedphotoresist layer 10 and the second patternedphotoresist layer 20. In this embodiment, theliner 30 covers sidewalls S1 and top surfaces T1 of the first patternedphotoresist layer 10, and sidewalls S2 and top surfaces T2 of the second patternedphotoresist layer 20. In another embodiment, theliner 30 may only cover the sidewalls S1 of the first patternedphotoresist layer 10, and the sidewalls S2 of the second patternedphotoresist layer 20. That is, theliner 30 may blanketly cover the sidewalls S1 and the top surfaces T1 of the first patternedphotoresist layer 10, and the sidewalls S2 and the top surfaces T2 of the second patternedphotoresist layer 20, and then theliner 30 of the first patternedphotoresist layer 10 and the second patternedphotoresist layer 20 is removed except for theliner 30 covering the sidewalls S1 of the first patternedphotoresist layer 10 and the sidewalls S2 covering the second patternedphotoresist layer 20, depending upon practical requirements. By applying the present invention, gaps having minimum distances P between the first patternedphotoresist layer 10 and the second patternedphotoresist layer 20 are filled up by theliner 30 covering the sidewalls S1 of the first patternedphotoresist layer 10 and the sidewalls S2 of the second patternedphotoresist layer 20. Thus, a plurality of holes V surrounded by theliner 30 are formed. More precisely, theliner 30 covering two of the sidewalls S1 of the first patternedphotoresist layer 10 and theliner 30 covering two of the corresponding sidewalls S2 of the second patternedphotoresist layer 20 enclose each of the holes V, but it is not limited thereto. Compared to holes enclosed by the first patternedphotoresist layer 10 and the second patternedphotoresist layer 20 directly contacted to each other, patterns later formed by utilizing theliner 30 can be more precisely. Ina preferred embodiment, theliner 30 may by formed by an atomic layer deposition (ALD) process, so that theliner 30 can be formed more accurately than the first patternedphotoresist layer 10 and the second patternedphotoresist layer 20 being formed by spin-coating. In one case, theliner 30 may be an oxide liner, but it is not limited thereto. - The upper diagram of
FIG. 4 is a top view of a method of manufacturing a semiconductor device, the left and lower diagram ofFIG. 4 is a cross-sectional view of the upper diagram along line AA′, and the right and lower diagram ofFIG. 4 is a cross-sectional view of the upper diagram along line BB′. The patterns of the firstpatterned photoresist layer 10, the secondpatterned photoresist layer 20 and theliner 30 are transferred into material layers in thesubstrate 110. In this embodiment, the patterns of the firstpatterned photoresist layer 10, the secondpatterned photoresist layer 20 and theliner 30 are transferred into material layers in thesubstrate 110 by several processes. As shown inFIG. 4 , the patterns of the firstpatterned photoresist layer 10, the secondpatterned photoresist layer 20 and theliner 30 are transferred into thesilicon nitride layer 114 and theoxide layer 116, to form a plurality ofpillars 10 a/20 a, and each of thepillars 10 a/20 a includes asilicon nitride layer 114′ and anoxide layer 116′, wherein thetungsten silicon layer 112 is used as an etch stop layer while pattern transferring. The organic dielectric layer (ODL) 118 and the silicon-containing hard mask bottom anti-reflection coating (SHB)layer 119 on thesilicon nitride layer 114 and theoxide layer 116 are hard masks during etching transferring processes, for transferring the patterns of the firstpatterned photoresist layer 10, the secondpatterned photoresist layer 20 and theliner 30 into thesilicon nitride layer 114 and theoxide layer 116. Therefore, the organic dielectric layer (ODL) 118 and the silicon-containing hard mask bottom anti-reflection coating (SHB)layer 119 are removed while pattern transferring. Two embodiments of pattern transferring are presented in the following, but the present invention is not restricted thereto. - Only cross-sectional views are changed during pattern transferring steps, and thus cross-sectional views are only depicted in
FIGS. 5-8 for simplifying. -
FIGS. 5-8 schematically depict cross-sectional views of a method of manufacturing a semiconductor device according to an embodiment of the present invention, wherein left diagrams ofFIGS. 5-8 are cross-sectional views ofFIG. 3 along line BB′ and right diagrams ofFIGS. 5-8 are cross-sectional views ofFIG. 3 along line CC′. As shown inFIG. 5 , a first etching process P1 is performed to remove theliner 30 ofFIG. 3 covering the top surfaces T1 of the firstpatterned photoresist layer 10, theliner 30 ofFIG. 3 covering the top surfaces T2 of the secondpatterned photoresist layer 20, and theliner 30 ofFIG. 3 covering the silicon-containing hard mask bottom anti-reflection coating (SHB)layer 119 exposed by the firstpatterned photoresist layer 10 and the secondpatterned photoresist layer 20. Therefore,liners 30 a covering the sidewalls S1 of the firstpatterned photoresist layer 10 only and covering the sidewalls S2 of the secondpatterned photoresist layer 20 only are reserved. The silicon-containing hard mask bottom anti-reflection coating (SHB)layer 119 exposed by the firstpatterned photoresist layer 10 and the secondpatterned photoresist layer 20 is also removed to form a silicon-containing hard mask bottom anti-reflection coating (SHB)layer 119 a and expose a part of the organic dielectric layer (ODL) 118. - A second etching process P2 is performed to remove the organic dielectric layer (ODL) 118 exposed by the first
patterned photoresist layer 10, the secondpatterned photoresist layer 20 and the silicon-containing hard mask bottom anti-reflection coating (SHB)layer 119, to form an organic dielectric layer (ODL) 118 a and expose theoxide layer 116, as shown inFIG. 6 . - A third etching process P3 is performed to remove the
oxide layer 116, thesilicon nitride layer 114 and thetungsten silicon layer 112 exposed by theliners 30 a, the silicon-containing hard mask bottom anti-reflection coating (SHB)layer 119 a and the organic dielectric layer (ODL) 118 a, to form anoxide layer 116 a, asilicon nitride layer 114 a and atungsten silicon layer 112 a, as shown inFIG. 7 . In this embodiment, thetungsten silicon layer 112 is also etched to form recesses R1 while the third etching process P3 is performed, thereby thetungsten silicon layer 112 a having a plurality of inverted T-shaped cross-sectional profiles. Moreover, theliner 30 a and the silicon-containing hard mask bottom anti-reflection coating (SHB)layer 119 a having similar materials to theoxide layer 116 and thesilicon nitride layer 114 are also removed while theoxide layer 116 and thesilicon nitride layer 114 are etched, but only apart 118 a of the organic dielectric layer (ODL) 118 is removed while an organic dielectric layer (ODL) 118 b is reserved. - Thereafter, the organic dielectric layer (ODL) 118 b is removed to form a hard mask H1, as shown in
FIG. 8 . The hard mask H1 includes thetungsten silicon layer 112 a, thesilicon nitride layer 114 a and theoxide layer 116 a stacked from bottom to top. The hard mask H1 may be a storage node hard mask of a capacitor, but it is not limited thereto. In the present invention, photoresist layers are formed sequentially, a liner surrounds the photoresist layers to form a pattern layer, and then the pattern of the pattern layer is transferred to material layers such as hard mask layers. In this way, gaps between patterns in the pattern layer can be shrunk and the pattern precision can be improved. -
FIGS. 9-11 schematically depict cross-sectional views of a method of manufacturing a semiconductor device according to another embodiment of the present invention. In another embodiment, after the first etching process P1 ofFIG. 5 is performed, the firstpatterned photoresist layer 10 and the secondpatterned photoresist layer 20 are removed and thus recesses R2 are formed between theliners 30 a, as shown inFIG. 9 . - An etching process P4 is performed to remove the silicon-containing hard mask bottom anti-reflection coating (SHB)
layer 119 a, the organic dielectric layer (ODL) 118, theoxide layer 116, thesilicon nitride layer 114 and thetungsten silicon layer 112 exposed by theliners 30 a, thereby first recesses R3 and second recesses R4 can being formed in thetungsten silicon layer 112, as shown inFIG. 10 . By doing this, atungsten silicon layer 112 b, asilicon nitride layer 114 b, anoxide layer 116 b, an organic dielectric layer (ODL) 118 c and a silicon-containing hard mask bottom anti-reflection coating (SHB)layer 119 b stacked from bottom to top can be formed, wherein depths d1 of the first recesses R3 are less than depths d2 of the second recesses R4. In one case, the first recesses R3 and the second recesses R4 are arranged alternatively. - The present invention may be applied to form a
memory cell 200 as shown inFIGS. 12-13 .FIG. 12 schematically depicts a top view of a method of manufacturing a memory cell according to an embodiment of the present invention.FIG. 13 schematically depicts cross-sectional views ofFIG. 12 along line DD′ and line EE′.FIGS. 12-13 depict asubstrate 220,active parts 222 in thesubstrate 220,word lines 230 embedded in thesubstrate 220, amask layer 240 on thesubstrate 220, and recesses R5 in themask layer 240. Thetungsten silicon layer 112 b ofFIG. 10 may correspond to themask layer 240 ofFIGS. 12-13 on thesubstrate 220. Methods of forming the first recesses R3 or/and the second recesses R4 ofFIG. 10 may be applied to form the recesses R5 of thememory cell 200 ofFIGS. 12-13 . Thesubstrate 220 may be a silicon layer, a nitride layer and an oxide layer stacked from bottom to top, but it is not limited thereto. - A structure opposite to the structure of
FIG. 12 may be formed.FIG. 14 schematically depicts a top view of a method of manufacturing a memory cell according to an embodiment of the present invention. As shown inFIG. 14 , themask layer 240 ofFIG. 12 is replaced by holes V1 and holes V2, and the recesses R5 in themask layer 240 ofFIG. 12 are replaced by amask layer 240 a. In this way, a plurality of hole structures are formed, wherein the hole structures may include the holes V1 and the holes V2, and the depths of the holes V1 are different from the depths of the holes V2. For example, the depths of the holes V1 are less than the depths of the holes V2, but it is not limited thereto. A bottom of each of the hole structures exposes at least two different materials, wherein the materials of the bottom of each of the hole structures may include silicon, silicon oxide or/and silicon nitride. - Otherwise, the present invention may be applied to a layout of
FIG. 15 . Asubstrate 310 may include a plurality ofline patterns 312, wherein theline patterns 312 extend along a direction x. Thesubstrate 310 may include a silicon layer and an oxide layer stacked from bottom to top, but it is not limited thereto. The cross-sectional view ofFIG. 10 may correspond to the cross-sectional view along the direction x, wherein the first recesses R3 and the second recesses R4 ofFIG. 10 may correspond to the holes V3 and the holes V4, and the shapes of the openings of the holes V3 are different from the shapes of the openings of the holes V4. The depths of the holes V1 are different from the depths of the holes V2, depending upon practical requirements. -
FIG. 16 schematically depicts a top view of a substrate structure. As shown inFIG. 16 , asubstrate 410 may includeactive areas 412 andactive areas 414, wherein theactive areas 412 may be a plurality of protruding islands, and each of the protruding islands may be isolated from an isolation layer (alocation 420 of forming the isolation layer). The cross-sectional view ofFIG. 10 may correspond to the cross-sectional view along line FF′ or the cross-sectional view along line GG′, wherein the first recesses R3 and the second recesses R4 ofFIG. 10 may correspond to the recesses R6 or the recesses R7 between theactive areas 412, depending upon practical requirements. - The
liners 30 a, the silicon-containing hard mask bottom anti-reflection coating (SHB)layer 119 b and the organic dielectric layer (ODL) 118 c are removed as shown inFIG. 11 , thereby forming a hard mask H2, wherein the hard mask H2 includes thetungsten silicon layer 112 b, thesilicon nitride layer 114 b and theoxide layer 116 b stacked from bottom to top. More precisely, the hard mask H2 may include a plurality of pillars, and each of the pillars may include aprotruding part 112 b 1 of thetungsten silicon layer 112 b, thesilicon nitride layer 114 b and theoxide layer 116 b. The hard mask H2 may be a storage node hard mask of a capacitor, but it is not limited thereto. In the present invention, photoresist layers are sequentially formed, and then a liner surrounds these photoresist layers to form a pattern layer, and then the pattern layer is transferred into material layers such as a hard mask layer. In this way, gaps between patterns of the pattern layer can be shrunk, and pattern precision can be increased. - To summarize, the present invention provides a semiconductor device and manufacturing method thereof, which forms a first patterned photoresist layer and a second patterned photoresist layer on a substrate sequentially, and then forms a liner covering sidewalls of the first patterned photoresist layer and the second patterned photoresist layer. In this way, the patterns of the first patterned photoresist layer, the second patterned photoresist layer and the liner, or the patterns of the liner (after the first patterned photoresist layer the second patterned photoresist layer are removed) can be transferred into lower material layers. Pattern precision can be increased by forming photoresists many times (or respectively) and etching once. Furthermore, patterns in the lower material layers can be formed more precisely than only coating photoresists by forming the liner surrounding the first patterned photoresist layer and the second patterned photoresist layer, hence further increasing pattern precision. Preferably, the liner may be formed by an atomic layer deposition (ALD) process, but it is not limited thereto.
- Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (7)
1. A semiconductor device, comprising:
a plurality of pillars disposed on a layer, wherein the layer comprises first recesses and second recesses, wherein the depths of the first recesses are less than the depths of the second recesses.
2. The semiconductor device according to claim 1 , wherein each of the pillars comprises a protruding part of the layer, a silicon nitride layer and an oxide layer stacked from bottom to top.
3. The semiconductor device according to claim 1 , wherein the layer comprises a tungsten silicon layer.
4. The semiconductor device according to claim 1 , wherein the first recesses and the second recesses are arranged alternatively.
5. A semiconductor device, comprising:
a plurality of hole structures disposed on a layer, wherein the layer comprises first holes and second holes, wherein the depths of the first holes are less than the depths of the second holes.
6. The semiconductor device according to claim 5 , wherein a bottom of each of the hole structures exposes at least two different materials.
7. The semiconductor device according to claim 6 , wherein the materials of the bottom of each of the hole structures comprise silicon, silicon oxide or/and silicon nitride.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/359,634 US20210327706A1 (en) | 2018-10-11 | 2021-06-27 | Semiconductor device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811182653.0A CN110707004B (en) | 2018-10-11 | 2018-10-11 | Semiconductor device and method of forming the same |
CN201811182653.0 | 2018-10-11 | ||
US16/174,237 US11081353B2 (en) | 2018-10-11 | 2018-10-29 | Semiconductor device and manufacturing method thereof |
US17/359,634 US20210327706A1 (en) | 2018-10-11 | 2021-06-27 | Semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/174,237 Division US11081353B2 (en) | 2018-10-11 | 2018-10-29 | Semiconductor device and manufacturing method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20210327706A1 true US20210327706A1 (en) | 2021-10-21 |
Family
ID=69192551
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/174,237 Active US11081353B2 (en) | 2018-10-11 | 2018-10-29 | Semiconductor device and manufacturing method thereof |
US17/359,634 Abandoned US20210327706A1 (en) | 2018-10-11 | 2021-06-27 | Semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/174,237 Active US11081353B2 (en) | 2018-10-11 | 2018-10-29 | Semiconductor device and manufacturing method thereof |
Country Status (2)
Country | Link |
---|---|
US (2) | US11081353B2 (en) |
CN (1) | CN110707004B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113130308A (en) * | 2021-03-01 | 2021-07-16 | 上海华力集成电路制造有限公司 | Method for forming ion implantation region |
US11996290B2 (en) * | 2021-08-11 | 2024-05-28 | Fujian Jinhua Integrated Circuit Co., Ltd. | Semiconductor structure, method for fabricating thereof, and method for fabricating semiconductor layout |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080113483A1 (en) * | 2006-11-15 | 2008-05-15 | Micron Technology, Inc. | Methods of etching a pattern layer to form staggered heights therein and intermediate semiconductor device structures |
US20200083325A1 (en) * | 2018-09-10 | 2020-03-12 | United Microelectronics Corp. | Semiconductor device and method of forming the same |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100703985B1 (en) * | 2006-02-17 | 2007-04-09 | 삼성전자주식회사 | Method for fabricating semiconductor device |
US7767570B2 (en) * | 2006-03-22 | 2010-08-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dummy vias for damascene process |
KR20090016841A (en) * | 2007-08-13 | 2009-02-18 | 주식회사 하이닉스반도체 | Method for fabricating semiconductor device |
US8026178B2 (en) * | 2010-01-12 | 2011-09-27 | Sandisk 3D Llc | Patterning method for high density pillar structures |
US9390909B2 (en) * | 2013-11-07 | 2016-07-12 | Novellus Systems, Inc. | Soft landing nanolaminates for advanced patterning |
US8389383B1 (en) * | 2011-04-05 | 2013-03-05 | Micron Technology, Inc. | Patterned semiconductor bases, and patterning methods |
US8969207B2 (en) * | 2013-03-13 | 2015-03-03 | Globalfoundries Inc. | Methods of forming a masking layer for patterning underlying structures |
US9093378B2 (en) * | 2013-03-15 | 2015-07-28 | Samsung Electronics Co., Ltd. | Method for forming patterns of semiconductor device using SADP process |
US9633907B2 (en) * | 2014-05-28 | 2017-04-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned nanowire formation using double patterning |
US9293343B2 (en) * | 2014-07-02 | 2016-03-22 | Samsung Electronics Co., Ltd. | Method of forming patterns of semiconductor device |
KR102323456B1 (en) * | 2014-12-26 | 2021-11-10 | 삼성전자주식회사 | A semiconductor device and method for fabricating the semiconductor device |
KR102325201B1 (en) | 2015-04-22 | 2021-11-11 | 삼성전자주식회사 | Methods of manufacturing semiconductor devices |
CN108470678A (en) * | 2018-03-29 | 2018-08-31 | 德淮半导体有限公司 | Semiconductor structure and forming method thereof |
-
2018
- 2018-10-11 CN CN201811182653.0A patent/CN110707004B/en active Active
- 2018-10-29 US US16/174,237 patent/US11081353B2/en active Active
-
2021
- 2021-06-27 US US17/359,634 patent/US20210327706A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080113483A1 (en) * | 2006-11-15 | 2008-05-15 | Micron Technology, Inc. | Methods of etching a pattern layer to form staggered heights therein and intermediate semiconductor device structures |
US20200083325A1 (en) * | 2018-09-10 | 2020-03-12 | United Microelectronics Corp. | Semiconductor device and method of forming the same |
Also Published As
Publication number | Publication date |
---|---|
CN110707004A (en) | 2020-01-17 |
US20200118812A1 (en) | 2020-04-16 |
US11081353B2 (en) | 2021-08-03 |
CN110707004B (en) | 2022-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI651809B (en) | Feature size reduction | |
KR100562189B1 (en) | Design of lithography alignment and overlay measurement marks on cmp finished damascene surface | |
CN108292591A (en) | The method for forming the etching mask for Subresolution underlay pattern | |
WO2017087066A1 (en) | Methods of forming etch masks for sub-resolution substrate patterning | |
US20110312184A1 (en) | Method for forming pattern of semiconductor device | |
US20110294297A1 (en) | Method of manufacturing semiconductor device | |
JP2011176150A (en) | Method of manufacturing semiconductor device | |
US20210327706A1 (en) | Semiconductor device | |
US20090227110A1 (en) | Method of Forming Mask Pattern | |
TWI721332B (en) | Semiconductor devices including active regions in ram areas with deposition determined pitch | |
US6680163B2 (en) | Method of forming opening in wafer layer | |
CN117080054B (en) | Method for preparing semiconductor structure | |
US7419882B2 (en) | Alignment mark and alignment method for the fabrication of trench-capacitor dram devices | |
TW201537620A (en) | Method for fabricating semiconductor device | |
US11049721B2 (en) | Method and process for forming memory hole patterns | |
CN111341725B (en) | Method for manufacturing semiconductor pattern | |
CN109581817B (en) | Method for forming semiconductor device | |
CN113506772B (en) | Forming method of capacitor array and semiconductor structure | |
KR100434840B1 (en) | Method for fabricating semiconductor devices by using pattern with three-dimensional | |
CN113937103B (en) | Preparation method of contact hole pattern | |
US11515159B2 (en) | Forming contact holes using litho-etch-litho-etch approach | |
CN111403269B (en) | Method for manufacturing patterned structure | |
CN118678662A (en) | Method for manufacturing semiconductor device | |
TW202437862A (en) | Method of fabricating semiconductor device | |
CN115332061A (en) | Manufacturing method of grid structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |