US20200295119A1 - Electronic device and electronic apparatus - Google Patents
Electronic device and electronic apparatus Download PDFInfo
- Publication number
- US20200295119A1 US20200295119A1 US16/354,158 US201916354158A US2020295119A1 US 20200295119 A1 US20200295119 A1 US 20200295119A1 US 201916354158 A US201916354158 A US 201916354158A US 2020295119 A1 US2020295119 A1 US 2020295119A1
- Authority
- US
- United States
- Prior art keywords
- electronic device
- extension region
- edge
- electronic
- flexible substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 claims abstract description 108
- 230000008878 coupling Effects 0.000 claims description 18
- 238000010168 coupling process Methods 0.000 claims description 18
- 238000005859 coupling reaction Methods 0.000 claims description 18
- 238000010586 diagram Methods 0.000 description 24
- 238000000034 method Methods 0.000 description 16
- 239000000463 material Substances 0.000 description 8
- 230000008569 process Effects 0.000 description 6
- 239000011521 glass Substances 0.000 description 4
- ILJSQTXMGCGYMG-UHFFFAOYSA-N triacetic acid Chemical compound CC(=O)CC(=O)CC(O)=O ILJSQTXMGCGYMG-UHFFFAOYSA-N 0.000 description 4
- 239000004642 Polyimide Substances 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 239000003822 epoxy resin Substances 0.000 description 3
- 239000011295 pitch Substances 0.000 description 3
- 229920000647 polyepoxide Polymers 0.000 description 3
- 229920001721 polyimide Polymers 0.000 description 3
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229920000515 polycarbonate Polymers 0.000 description 2
- 239000004417 polycarbonate Substances 0.000 description 2
- 239000011112 polyethylene naphthalate Substances 0.000 description 2
- 229920000139 polyethylene terephthalate Polymers 0.000 description 2
- 239000005020 polyethylene terephthalate Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229920000742 Cotton Polymers 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 239000011889 copper foil Substances 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 229910003437 indium oxide Inorganic materials 0.000 description 1
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- ISWSIDIOOBJBQZ-UHFFFAOYSA-N phenol group Chemical group C1(=CC=CC=C1)O ISWSIDIOOBJBQZ-UHFFFAOYSA-N 0.000 description 1
- -1 polyethylene terephthalate Polymers 0.000 description 1
- 239000002096 quantum dot Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 1
- 239000011787 zinc oxide Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/1613—Constructional details or arrangements for portable computers
- G06F1/1633—Constructional details or arrangements of portable computers not specific to the type of enclosures covered by groups G06F1/1615 - G06F1/1626
- G06F1/1637—Details related to the display arrangement, including those related to the mounting of the display in the housing
- G06F1/1652—Details related to the display arrangement, including those related to the mounting of the display in the housing the display being flexible, e.g. mimicking a sheet of paper, or rollable
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
- H01L25/0753—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
-
- H01L27/3293—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
- G06F3/1423—Digital output to display device ; Cooperation and interconnection of the display device with other functional units controlling a plurality of local displays, e.g. CRT and flat panel display
- G06F3/1446—Digital output to display device ; Cooperation and interconnection of the display device with other functional units controlling a plurality of local displays, e.g. CRT and flat panel display display composed of modules, e.g. video walls
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
- G09F9/301—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements flexible foldable or roll-able electronic displays, e.g. thin LCD, OLED
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
- G09F9/33—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements being semiconductor devices, e.g. diodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5387—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/63—Connectors not provided for in any of the groups H01L24/10 - H01L24/50 and subgroups; Manufacturing methods related thereto
- H01L24/68—Structure, shape, material or disposition of the connectors after the connecting process
- H01L24/69—Structure, shape, material or disposition of the connectors after the connecting process of an individual connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/167—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/483—Containers
- H01L33/486—Containers adapted for surface mounting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/189—Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/36—Assembling printed circuits with other printed circuits
- H05K3/361—Assembling flexible printed circuits with other printed circuits
- H05K3/363—Assembling flexible printed circuits with other printed circuits by soldering
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/36—Assembling printed circuits with other printed circuits
- H05K3/368—Assembling printed circuits with other printed circuits parallel to each other
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/02—Composition of display devices
- G09G2300/026—Video wall, i.e. juxtaposition of a plurality of screens to create a display screen of bigger dimensions
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0421—Structural details of the set of electrodes
- G09G2300/0426—Layout of electrodes and connections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2380/00—Specific applications
- G09G2380/02—Flexible displays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6661—High-frequency adaptations for passive devices
- H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/05—Flexible printed circuits [FPCs]
- H05K2201/056—Folded around rigid support or component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/05—Flexible printed circuits [FPCs]
- H05K2201/058—Direct connection between two or more FPCs or between flexible parts of rigid PCBs
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09145—Edge details
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10106—Light emitting diode [LED]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/18—Tiled displays
Definitions
- the present disclosure relates to an electronic device and an electronic apparatus, and more particularly, to an electronic device for tiling another electronic device.
- An electronic device for tiling another electronic device of the present disclosure includes a supporting substrate having a first edge and a second edge, and a flexible substrate disposed on the supporting substrate, wherein the flexible substrate extends beyond the first edge and the second edge to define a first extension region and a second extension region of the flexible substrate, respectively.
- the feature of the present disclosure is to provide different electronic device tiling methods to form a larger area electronic apparatus.
- Each electronic device may have the same structure, so that it can be mass-produced, and then the electronic devices are tiled into a larger electronic apparatus. It has the advantages of simple process or cost saving.
- FIG. 1A and FIG. 1B show the schematic diagrams of the basic structure of each electronic device in the present disclosure, wherein FIG. 1A represents a cross-sectional view of the electronic device, and FIG. 1B represents a top view of the electronic device.
- FIG. 2 shows the schematic diagram of an electronic device according to a second embodiment of the present disclosure.
- FIG. 3 shows the schematic diagram of an electronic device according to a third embodiment of the present disclosure.
- FIG. 4 shows the schematic diagram of an electronic device according to a fourth embodiment of the present disclosure.
- FIG. 5 shows the schematic diagram of an electronic device according to a fifth embodiment of the present disclosure.
- FIG. 6 shows the schematic diagram of an electronic device according to a sixth embodiment of the present disclosure.
- FIG. 7A shows the schematic diagram of an electronic device according to a seventh embodiment of the present disclosure.
- FIG. 7B shows the schematic diagram of an electronic device according to an eighth embodiment of the present disclosure.
- FIG. 8A shows the schematic diagram of an electronic device according to a ninth embodiment of the present disclosure.
- FIG. 8B shows the schematic diagram of an electronic device according to a tenth embodiment of the present disclosure.
- FIG. 9 shows the schematic diagram of an electronic device according to an eleventh embodiment of the present disclosure.
- FIG. 10A and FIG. 10B show the schematic diagrams of an electronic device according to a twelfth embodiment of the present disclosure, wherein FIG. 10A represents a top view of an electronic device, and FIG. 10B represents a cross-sectional view of the electronic device.
- FIG. 1A and FIG. 1B show the basic structure of an electronic device 1 of the first embodiment in the present disclosure.
- an electronic device 1 is used to combine with other electronic devices to constitute a larger area of electronic apparatus for example, the electronic device comprise a display device, antenna device, sensor device, or combination thereto.
- each of the electronic devices 1 may have the same structure, and thus can be fabricated by the same process, thereby achieving the advantage of simplifying the process.
- the shapes of the electronic devices could be similar or different, and the shape of the electronic device could be in a rectangular, circle, polygon or free shape, when viewed in a top view of the electronic device 1 .
- the disclosure is not limited thereto.
- FIG. 1A represents a cross-sectional view of the electronic device 1
- FIG. 1B represents a top view of the electronic device 1
- an electronic device 1 of the present disclosure comprises a supporting substrate 10 and a flexible substrate 12 disposed on the supporting substrate 10 .
- the flexible substrate 12 has a larger area than the supporting substrate 10 , so the flexible substrate 12 extends beyond at least two edges E 1 /E 2 of the supporting substrate 10 . More precisely, as shown in FIG.
- first extension region 13 and a second extension region 14 two regions are defined on the flexible substrate 12 : a first extension region 13 and a second extension region 14 , which extend beyond outwardly from a first edge E 1 of the supporting substrate 10 and a second edge E 2 of the supporting substrate 10 respectively, wherein the first edge E 1 is opposite to the second edge E 2 .
- first extension region 13 and the second extension region 14 when viewed in a top view ( FIG. 1B ) are in rectangular shapes, but not limited thereto.
- an area of the first extension region 13 is different from an area of the second extension region 14 .
- the area of the first extension region 13 could be larger than the area of the second extension region 14 , but not limited thereto.
- an extension length L 1 of the first extension region 13 is different from an extension length L 2 of the second extension region 14 .
- a width W 1 of the first extension region 13 is substantially equal to a width W 2 of the second extension region 14 and a width W of the supporting substrate 10 .
- the present disclosure is not limited thereto, and in another embodiment, the width W 1 of the first extension region 13 may be different from the width W 2 of the second extension region 14 or the width W of the supporting substrate 10 (the first edge E 1 or the second edge E 2 ).
- the supporting substrate 10 may include rigid substrate or flexible substrate.
- the material of the rigid supporting substrate 10 may include glass, and the material of the flexible supporting substrate 10 may include glass, polyethylene terephthalate (PET), polycarbonate (PC), polyethylene naphthalate (PEN), triacetate (TAC), phenolic cotton paper, woven glass, epoxy resin, aluminum nitride, silicon carbide or combinations thereof.
- the flexible substrate 12 may include glass having thinner thickness, copper foil, polyimide (PI), polycarbonate (PC), polyethylene naphthalate (PEN), triacetate (TAC), epoxy resin or combinations thereof.
- PI polyimide
- PC polycarbonate
- PEN polyethylene naphthalate
- TAC triacetate
- epoxy resin epoxy resin or combinations thereof.
- the present disclosure is not limited thereto, other suitable materials may be used as the materials of the supporting substrate 10 or the flexible substrate 12 .
- a conductive pattern layer 16 and a protection layer 17 are formed, and a plurality of electronic units 18 are disposed on the flexible substrate 12 within a display region 19 .
- the display region 19 is an area on the flexible substrate 12 that at least partially overlaps with the supporting substrate 10 .
- the display region 19 is an area other than the first extension region 13 and the second extension region 14 on the flexible substrate 12 .
- the electronic units 18 disposed on the flexible substrate 12 excluding the first extension region 13 and the second extension region 14 .
- the electronic units 18 may also disposed on the first extension region 13 or the second extension region 14 of the flexible substrate 12 extension region 13 extension region 14 (not drawing in FIG. 1A ).
- the electronic units 18 may include light emitting diodes (LEDs), antenna units, sensor units, or other components such as display driver circuitry, one or more batteries, sensors, microphones, speakers, integrated circuits, microprocessors, power management units, radio-frequency transceiver circuitry, baseband processor circuitry, discrete components such as capacitors, resistors, and inductors, switches, vibrators, connectors, printed circuit boards, wires, transmission lines, and other electrical devices or combinations thereof, but the present disclosure is not limited thereto.
- LEDs light emitting diodes
- sensor units or other components such as display driver circuitry, one or more batteries, sensors, microphones, speakers, integrated circuits, microprocessors, power management units, radio-frequency transceiver circuitry, baseband processor circuitry, discrete components such as capacitors, resistors, and inductors, switches, vibr
- the LED when the electronic units 18 is LED, the LED could be an organic LED or inorganic LED (such as quantum-dot LED, Mini-LED, or Micro-LED), and a type of LED could be a vertical type or flip-chip type, however, the disclosure is not limited thereto.
- the antenna unit could be a Radio Frequency Identification (RFID) antenna unit, a Near-field communication (NFC) antenna unit, a WiFi antenna unit, a Bluetooth antenna unit, a phased array antenna unit, or combinations thereof, but the present disclosure is not limited thereto
- each of the pitches 28 of the electronic units 18 are substantially the same, but at least part of the electronic units 18 also could be designed to have different pitches 28 from each other (not drawing in FIG. 1A ), for example, the electronic units 18 closing to the first edge E 1 or the second edge E 2 are different from other electronic units 18 closing to a central position of supporting substrate 10 , when an electronic device 1 is tiled to another electronic device 1 for getting a better display performance.
- the pitch 28 is defined as a distance between an edge of an electronic unit 18 - 1 and an edge of another electronic unit 18 - 2 closest to the electronic unit 18 - 1 along X-axis direction as shown in FIG. 1A .
- the electronic units 18 are disposed on the flexible substrate 12 (the electronic units 18 can be formed on the flexible substrate 12 such as by wire bonding method or flip-chip method, or they can be connected together by magnetic force), and the electronic units 18 can be respectively electrically connected to the conductive pattern layer 16 .
- the electronic units 18 can be electrically connected to each other, and then electrically connected to the conductive pattern layer 16 .
- the material of the conductive pattern layer 16 may include metal or transparent conductive material. Examples of the metal material include Mg, Al, Ag, W, Cu, Ni, Cr, or an alloy thereof. Examples of the transparent conductive material include indium tin oxide (ITO) , indium zinc oxide (IZO), zinc oxide, or indium oxide.
- the protection layer 17 can be used for protecting the conductive pattern layer 16 to avoid oxidation or damage, the protection layer 17 may include insulating materials, such as silicon oxide, silicon nitride, polyimide, epoxy resin or other suitable materials.
- an external driving circuit 20 may be disposed in the first extension region 13 of the flexible substrate 12 .
- the external driving circuit 20 may include an integrated circuit (IC) 26 formed on a FPC (flexible printed circuit) 24 , and electrically connected to the conductive pattern layer 16 by an anisotropic conductive film (ACF) 22 .
- the “dispose in” is defined as the external driving circuit 20 overlaps the first extension region 13 , when viewed in viewed in a top view (Z-axis direction).
- the external driving circuit 20 is used to control the electronic units 18 . For example, if the electronic units 18 include a light emitting diode, the external driving circuit 20 can be used to control whether the electronic units 18 are illuminating or not. Similarly, when the electronic units 18 include other components, the external driving circuit 20 can perform similar functions.
- FIG. 2 shows that two electronic devices are provided, they are labeled as an electronic device 1 A and an electronic device 1 B respectively. Specifically, at least one of the first extension region 13 and the second extension region 14 of the electronic device 1 A is used for tiling another electronic device 1 B.
- the electronic device 1 A and the electronic device 1 B described herein each include the same components as the above electronic device 1 shown in FIG. 1 , at least including the first extension region 13 , the second extension region 14 , the conductive pattern layer 16 , the protection layer 17 , the electronic units 18 , the external driving circuit 20 and other components. To simplify the illustration, some components are not labeled in FIG. 2 . However, the structures and functions of the components can be referred to the first embodiment described above.
- FIG. 2 which shows the schematic diagram of an electronic device 1 according to a second embodiment of the present disclosure
- the structure is formed by tiling at least two electronic devices 1 described in FIG. 1 above.
- the external driving circuit 20 disposed on the first extension region 13 of the flexible substrate 12 maybe selectively bent to the back side of the supporting substrate 10
- the border region of the electronic device 1 mentioned here is defined as the area of the flexible substrate 12 that is not overlapping with the supporting substrate 10 , for example, as shown in FIG. 1B above, a border region 21 includes a border region 21 a and a border region 21 b.
- the supporting substrate 10 when viewed in a cross-sectional view, includes a front side 10 A and a back side 10 B disposed opposite to the front side 10 A.
- the electronic units 18 described above are formed on the front side 10 A of the supporting substrate 10
- the first extension region 13 is partially disposed on the back side 10 B
- the external driving circuit 20 is formed in the first extension region 13 of the flexible substrate 12 .
- the external driving circuit 20 is formed on the back side 10 B of the supporting substrate 10 , so that the external driving circuit 20 will not occupy an area of the front side 10 A of the supporting substrate 10 , and the front side 10 A of the supporting substrate 10 can accommodate more electronic units 18 .
- the first extension region 13 of the electronic device 1 A is tiled with the second extension region 14 of the electronic device 1 B through a coupling member 30 .
- the coupling member 30 is used for tiling another electronic device 1 A/ 1 B.
- the coupling member 30 may include a conductive or non-conductive adhesive, such as a glue layer or the ACF mentioned above.
- the second extension region 14 of the electronic device 1 A or the first extension region 13 of the electronic device 1 B may be further tiled with other electronic devices.
- the second extension region 14 of the electronic device 1 A can be bent to the back side 10 B of the supporting substrate 10 (as shown in FIG. 2 ) to avoid the second extension region 14 of the electronic device 1 A from contacting other components or get a narrow border region of the electronic device 1 A.
- the electronic device 1 A and an electronic device 1 B mentioned above are tiled to each other along a first direction (such as the X-axis shown in FIG. 2 ), but the present disclosure is not limited to tile along only one direction, the electronic devices may be tiled to each other along other directions (such as along the Y-direction shown in FIG. 2 ). It should also be within the scope of the present disclosure.
- FIG. 3 shows the schematic diagram of an electronic device according to a third embodiment of the present disclosure.
- the second extension region 14 of the electronic device 1 A is tiled with the second extension region 14 of the electronic device 1 B through the coupling member 30 , and the coupling member 30 disposed between a back side 12 B of the flexible substrate 12 of the electronic device 1 A and a front side 12 A of the flexible substrate 12 of the electronic device 1 B along Z-axis direction.
- FIG. 4 shows the schematic diagram of an electronic device according to a fourth embodiment of the present disclosure.
- the first extension region 13 of the electronic device 1 A is tiled with the first extension region 13 of the electronic device 1 B through the coupling member 30 , and the coupling member 30 disposed between a front side 12 A of the flexible substrate 12 of the electronic device 1 A and a front side 12 A of the flexible substrate 12 of the electronic device 1 B.
- the coupling member 30 can be disposed between a protection layer 17 of the electronic device 1 A and a protection layer 17 of the electronic device 1 B along X-axis direction.
- the coupling member 30 contacts the protection layer 17 of the electronic device 1 A and the protection layer 17 of the electronic device 1 B directly.
- FIG. 5 shows the schematic diagram of an electronic device according to a fifth embodiment of the present disclosure.
- This embodiment is similar to the third embodiment mentioned above, but compared with the third embodiment mentioned above, in this embodiment, the electronic units 18 are divided into a plurality of groups, each group containing a specific number of electronic units 18 , and the electronic units 18 are previously formed on a plurality of substrates 31 , and the substrates 31 containing a plurality of electronic units 18 are then disposed on the flexible substrate 12 in the following steps.
- a plurality of substrates 31 including electronic units 18 can be completed in a process, or can be formed in some batch steps, since the substrate 31 has a larger area, so that the difficulty of the process can be reduced while the substrates 31 are disposed on the flexible substrate 12 .
- the embodiment further comprises a plurality of substrates 31 having the electronic units 18 disposed thereon.
- the coupling member 30 of this embodiment is disposed between a front side 17 A of a protection layer 17 of the electronic device 1 A and a back side 12 B of the flexible substrate 12 of the electronic device 1 B along the Z-axis.
- the present disclosure is not limited thereto, and the position of the coupling member 30 can be adjusted according to actual requirements.
- the electronic device 1 A and the electronic device 1 B are tiled in the same manner as described in FIG. 2 above, but the present disclosure is not limited thereto, and the electronic devices may also be tiled according to the tiling manner described in other embodiments (for example, FIGS. 2-4 or other tiling structures mentioned in the following paragraphs).
- FIG. 6 shows the schematic diagram of an electronic device according to a sixth embodiment of the present disclosure.
- the coupling member 30 is made of conductive materials, and the conductive pattern layer 16 of the electronic device 1 A and the conductive pattern layer 16 of the electronic device 1 B are electrically connected to the conductive coupling member 30 respectively.
- the conductive pattern layer 16 of the electronic device 1 A is electrically connected to the conductive pattern layer 16 of the electronic device 1 B through the coupling member 30 .
- the electronic device 1 A and the electronic device 1 B as examples, since the conductive pattern layer 16 of the electronic device 1 A is electrically connected to the conductive pattern layer 16 of the electronic device 1 B, so only one external driving circuit 20 can control the electronic units 18 on the electronic device 1 A and the electronic units 18 on the electronic device 1 B simultaneously.
- another external driving circuit 20 can be omitted in this embodiment, to achieve cost savings.
- the external driving circuit 20 can still be reserved for use as a spare external driving circuit. It should also be within the scope of the present disclosure.
- the electronic device 1 A and the electronic device 1 B are tiled in the same manner as described in FIG. 2 above, but the present disclosure is not limited thereto, and the electronic devices may also be tiled according to the tiling manner described in other embodiments (for example, or other tiling structures mentioned in the following paragraphs).
- FIG. 7 to FIG. 9 are shown in the top view.
- the components except the supporting substrate 10 and the flexible substrate are omitted, the material features and manufacturing methods of the remaining components are the same as those of the other embodiments described above, and are not described again.
- FIG. 7A shows the schematic diagram of an electronic device 1 according to a seventh embodiment of the present disclosure.
- a flexible substrate 12 A is formed and at least partially overlaps the supporting substrate 10 when viewed in a top view.
- FIG. 7A shows that the width W 1 of the first extension region 13 and the width W 2 of the second extension region 14 are substantially the same, and smaller than the width W of the supporting substrate 10 .
- an area of the first extension region 13 is larger than an area of the second extension region 14
- both of areas of the first extension region 13 and the second extension region 14 are smaller than an area of the supporting substrate 10 .
- the length L 1 /L 2 or the width W 1 /W 2 of each extension region can be adjusted according to actual requirements.
- FIG. 7B shows the schematic diagram of an electronic device 1 according to an eighth embodiment of the present disclosure.
- a flexible substrate 12 B is formed and at least partially overlaps the supporting substrate 10 .
- the flexible substrate 12 B further comprises a third extension region 15 extends beyond a third edge E 3 of the supporting substrate 10 .
- the third edge E 3 is disposed adjacent to the first edge E 1 and the second edge E 2 , and the first edge E 1 is opposite to the second edge E 2 along X-axis direction.
- the third extension region 15 can be used to tile with another electronic device along Y-axis direction.
- a fourth extension region (not shown) may be further formed, disposed opposite to the third extension edge E 3 along Y-axis direction. It should also be within the scope of the present disclosure.
- FIG. 8A shows the schematic diagram of an electronic device 1 according to a ninth embodiment of the present disclosure.
- a flexible substrate 12 C is formed and at least partially overlaps the supporting substrate 10 .
- the flexible substrate 12 C further comprises at least one corner extension region 32 C, in this embodiment, two corner extension regions 32 C disposed adjacent to the third extension region 15 and the first extension region 13 , and disposed adjacent to the third extension region 15 and the second extension region 14 respectively.
- one of the corner extension regions 32 C directly connects the third extension region 15 and the first extension region 13
- the other corner extension regions 32 C contacts the third extension region 15 and the second extension region 14 directly.
- both the two corner extension regions 32 C are rectangular patterns.
- FIG. 8B shows the schematic diagram of an electronic device 1 according to a tenth embodiment of the present disclosure.
- a flexible substrate 12 D is formed and at least partially overlaps the supporting substrate 10 .
- the flexible substrate 12 D further comprises at least one corner extension region 32 D, in this embodiment, at least two corner extension regions 32 D disposed adjacent to the third extension region 15 and the first extension region 13 , and disposed adjacent to the third extension region 15 and the second extension region 14 respectively.
- one of the corner extension regions 32 D contacts the third extension region 15 and the first extension region 13 directly, and the other corner extension regions 32 D directly connects the third extension region 15 and the second extension region 14 .
- both the two corner extension regions 32 D have at least one curved hypotenuse (such as the curved hypotenuse 33 shown in FIG. 8B ).
- the corner extension regions 32 D can be a triangle shaped pattern but has an inwardly curved hypotenuse, and in another embodiment of the present disclosure, the corner extension regions 32 D can be a triangle shaped pattern but has an outwardly curved hypotenuse.
- FIG. 9 shows the schematic diagram of an electronic device 1 according to an eleventh embodiment of the present disclosure.
- a flexible substrate 12 E is formed and at least partially overlaps the supporting substrate 10 .
- the flexible substrate 12 E further comprises at least one corner extension region 32 E, in this embodiment, two corner extension regions 32 E disposed adjacent to the third extension region 15 and the first extension region 13 , and disposed adjacent to the third extension region 15 and the second extension region 14 respectively.
- one of the corner extension regions 32 E contacts the third extension region 15 and the first extension region 13 directly, and the other corner extension regions 32 E directly connects the third extension region 15 and the second extension region 14 .
- both the two corner extension regions 32 are L-shaped patterns.
- FIG. 10A and FIG. 10B show the schematic diagrams of an electronic device according to a twelfth embodiment of the present disclosure.
- This embodiment shows a schematic diagram of a plurality of electronic devices tiled into a larger area electronic apparatus 100
- FIG. 10A represents a top view of the electronic device 100
- FIG. 10 b is a cross-sectional view taken along a section line A-A′.
- a plurality of electronic devices 1 are arranged in array and tiled to each other, each electronic device 1 can be tiled with another electronic device 1 along different directions (such as the X-axis direction or the Y-axis direction of FIG. 10B ). It should be noted that the electronic device 1 described in FIG.
- a larger area electronic apparatus is not limited to be tiled with only one tiling method.
- a larger area electronic apparatus can be tiled by a plurality of electronic devices with different tiling methods (such as the tiling methods mentioned in each embodiment above).
- each corner 41 is disposed between every two adjacent edges of the flexible substrate 12 of the electronic device 1 , and the two adjacent edges have different extending direction, for example, one extending direction is along the X-axis direction, and another extending direction is along the Y-axis direction.
- the corners 41 of each electronic device 1 are chamfered, therefore, a gap 40 will be left at the boundary of every four electronic devices 1 , or between the corners of every two adjacent electronic devices, in other words, at least one gap 40 is between a corner 41 of one electronic device 1 and a corner 41 of another electronic device 1 .
- the gap 40 is defined as the area that is not covered by the flexible substrate 12 .
- the purpose of leaving the gap 40 is that after the electronic apparatus is completed, the electronic apparatus is a flexible device. When the electronic apparatus is bent, the corners of each electronic device are more easily contacted with the corners of other adjacent electronic devices. It may even cause damage to some electronic devices. Therefore, in this embodiment, the gaps 40 are leaved, and the issue mentioned above can be prevented. Besides, in this embodiment, when viewed from a top view, the gap 40 is a cross pattern, however, the present disclosure is not limited thereto, and the shape of each gap can be adjusted according to actual requirements.
- the feature of the present disclosure is to provide different electronic device tiling methods to form a larger area electronic apparatus.
- the electronic devices may have the same structure, so that it can be mass-produced, and then the electronic devices are tiled into a larger electronic apparatus. It has the advantages of simple process or cost saving.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Human Computer Interaction (AREA)
- General Engineering & Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Multimedia (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Structure Of Printed Boards (AREA)
Abstract
Description
- The present disclosure relates to an electronic device and an electronic apparatus, and more particularly, to an electronic device for tiling another electronic device.
- Large or special-shaped electronic devices are often formed by tiling method (that is, many smaller electronic devices are combined to form a larger electronic device). For example, a large LED display board is combined by many small LED display boards. In order to achieve a flexible tiled LED display device, first of all, the flexible substrate should be used, in addition, it is necessary to solve the technical problems of connecting multiple flexible LED display boards together.
- An electronic device for tiling another electronic device of the present disclosure includes a supporting substrate having a first edge and a second edge, and a flexible substrate disposed on the supporting substrate, wherein the flexible substrate extends beyond the first edge and the second edge to define a first extension region and a second extension region of the flexible substrate, respectively.
- The feature of the present disclosure is to provide different electronic device tiling methods to form a larger area electronic apparatus. Each electronic device may have the same structure, so that it can be mass-produced, and then the electronic devices are tiled into a larger electronic apparatus. It has the advantages of simple process or cost saving.
- These and other objectives of the present disclosure will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the embodiment that is illustrated in the various figures and drawings.
-
FIG. 1A andFIG. 1B show the schematic diagrams of the basic structure of each electronic device in the present disclosure, whereinFIG. 1A represents a cross-sectional view of the electronic device, andFIG. 1B represents a top view of the electronic device. -
FIG. 2 shows the schematic diagram of an electronic device according to a second embodiment of the present disclosure. -
FIG. 3 shows the schematic diagram of an electronic device according to a third embodiment of the present disclosure. -
FIG. 4 shows the schematic diagram of an electronic device according to a fourth embodiment of the present disclosure. -
FIG. 5 shows the schematic diagram of an electronic device according to a fifth embodiment of the present disclosure. -
FIG. 6 shows the schematic diagram of an electronic device according to a sixth embodiment of the present disclosure. -
FIG. 7A shows the schematic diagram of an electronic device according to a seventh embodiment of the present disclosure. -
FIG. 7B shows the schematic diagram of an electronic device according to an eighth embodiment of the present disclosure. -
FIG. 8A shows the schematic diagram of an electronic device according to a ninth embodiment of the present disclosure. -
FIG. 8B shows the schematic diagram of an electronic device according to a tenth embodiment of the present disclosure. -
FIG. 9 shows the schematic diagram of an electronic device according to an eleventh embodiment of the present disclosure. -
FIG. 10A andFIG. 10B show the schematic diagrams of an electronic device according to a twelfth embodiment of the present disclosure, whereinFIG. 10A represents a top view of an electronic device, andFIG. 10B represents a cross-sectional view of the electronic device. - The present disclosure may be understood by reference to the following detailed description, taken in conjunction with the drawings as described below. It is noted that, for purposes of illustrative clarity and being easily understood by the readers, various drawings of this disclosure show a portion of the touch display device, and certain elements in various drawings may not be drawn to scale. In addition, the number and dimension of each device shown in drawings are only illustrative and are not intended to limit the scope of the present disclosure.
- Certain terms are used throughout the description and following claims to refer to particular components. As one skilled in the art will understand, electronic equipment manufacturers may refer to a component by different names. This document does not intend to distinguish between components that differ in name but not function. In the following description and in the claims, the terms “include”, “comprise” and “have” are used in an open-ended fashion, and thus should be interpreted to mean “include, but not limited to . . . ”.
- It will be understood that when an element or layer is referred to as being “on” or “connected to” another element or layer, it can be directly on or directly connected to the other element or layer, or intervening elements or layers may be presented. In contrast, when an element is referred to as being “directly on” or “directly connected to” another element or layer, there are no intervening elements or layers presented.
- It should be noted that the technical features in different embodiments described in the following can be replaced, recombined, or mixed with one another to constitute another embodiment without departing from the spirit of the present disclosure.
-
FIG. 1A andFIG. 1B show the basic structure of anelectronic device 1 of the first embodiment in the present disclosure. In the present disclosure, anelectronic device 1 is used to combine with other electronic devices to constitute a larger area of electronic apparatus for example, the electronic device comprise a display device, antenna device, sensor device, or combination thereto. In some embodiments, each of theelectronic devices 1 may have the same structure, and thus can be fabricated by the same process, thereby achieving the advantage of simplifying the process. In one embodiment, the shapes of the electronic devices could be similar or different, and the shape of the electronic device could be in a rectangular, circle, polygon or free shape, when viewed in a top view of theelectronic device 1. However, the disclosure is not limited thereto. -
FIG. 1A represents a cross-sectional view of theelectronic device 1, andFIG. 1B represents a top view of theelectronic device 1. As shown inFIG. 1A , anelectronic device 1 of the present disclosure comprises a supportingsubstrate 10 and aflexible substrate 12 disposed on the supportingsubstrate 10. In the present disclosure, theflexible substrate 12 has a larger area than the supportingsubstrate 10, so theflexible substrate 12 extends beyond at least two edges E1/E2 of the supportingsubstrate 10. More precisely, as shown inFIG. 1B , two regions are defined on the flexible substrate 12: afirst extension region 13 and asecond extension region 14, which extend beyond outwardly from a first edge E1 of the supportingsubstrate 10 and a second edge E2 of the supportingsubstrate 10 respectively, wherein the first edge E1 is opposite to the second edge E2. In some embodiments, when viewed in a top view (FIG. 1B ) thefirst extension region 13 and thesecond extension region 14 are in rectangular shapes, but not limited thereto. In some embodiments, an area of thefirst extension region 13 is different from an area of thesecond extension region 14. In another embodiment, the area of thefirst extension region 13 could be larger than the area of thesecond extension region 14, but not limited thereto. In some embodiments of the present disclosure, an extension length L1 of thefirst extension region 13 is different from an extension length L2 of thesecond extension region 14. Besides, in this embodiment, a width W1 of thefirst extension region 13 is substantially equal to a width W2 of thesecond extension region 14 and a width W of the supportingsubstrate 10. However, the present disclosure is not limited thereto, and in another embodiment, the width W1 of thefirst extension region 13 may be different from the width W2 of thesecond extension region 14 or the width W of the supporting substrate 10 (the first edge E1 or the second edge E2). - The supporting
substrate 10 may include rigid substrate or flexible substrate. The material of the rigid supportingsubstrate 10 may include glass, and the material of the flexible supportingsubstrate 10 may include glass, polyethylene terephthalate (PET), polycarbonate (PC), polyethylene naphthalate (PEN), triacetate (TAC), phenolic cotton paper, woven glass, epoxy resin, aluminum nitride, silicon carbide or combinations thereof. Theflexible substrate 12 may include glass having thinner thickness, copper foil, polyimide (PI), polycarbonate (PC), polyethylene naphthalate (PEN), triacetate (TAC), epoxy resin or combinations thereof. However, the present disclosure is not limited thereto, other suitable materials may be used as the materials of the supportingsubstrate 10 or theflexible substrate 12. - On the
flexible substrate 12, aconductive pattern layer 16 and aprotection layer 17 are formed, and a plurality ofelectronic units 18 are disposed on theflexible substrate 12 within adisplay region 19. Thedisplay region 19 is an area on theflexible substrate 12 that at least partially overlaps with the supportingsubstrate 10. In this embodiment, thedisplay region 19 is an area other than thefirst extension region 13 and thesecond extension region 14 on theflexible substrate 12. In other words, theelectronic units 18 disposed on theflexible substrate 12 excluding thefirst extension region 13 and thesecond extension region 14. In one embodiment, when thefirst extension region 13 or thesecond extension region 14 of theflexible substrate 12 has display function, theelectronic units 18 may also disposed on thefirst extension region 13 or thesecond extension region 14 of theflexible substrate 12extension region 13 extension region 14 (not drawing inFIG. 1A ). Theelectronic units 18 may include light emitting diodes (LEDs), antenna units, sensor units, or other components such as display driver circuitry, one or more batteries, sensors, microphones, speakers, integrated circuits, microprocessors, power management units, radio-frequency transceiver circuitry, baseband processor circuitry, discrete components such as capacitors, resistors, and inductors, switches, vibrators, connectors, printed circuit boards, wires, transmission lines, and other electrical devices or combinations thereof, but the present disclosure is not limited thereto. In some embodiment, when theelectronic units 18 is LED, the LED could be an organic LED or inorganic LED (such as quantum-dot LED, Mini-LED, or Micro-LED), and a type of LED could be a vertical type or flip-chip type, however, the disclosure is not limited thereto. In some embodiments, if theelectronic units 18 is antenna units, the antenna unit could be a Radio Frequency Identification (RFID) antenna unit, a Near-field communication (NFC) antenna unit, a WiFi antenna unit, a Bluetooth antenna unit, a phased array antenna unit, or combinations thereof, but the present disclosure is not limited thereto - Although the
FIG. 1A shows each of thepitches 28 of theelectronic units 18 are substantially the same, but at least part of theelectronic units 18 also could be designed to havedifferent pitches 28 from each other (not drawing inFIG. 1A ), for example, theelectronic units 18 closing to the first edge E1 or the second edge E2 are different from otherelectronic units 18 closing to a central position of supportingsubstrate 10, when anelectronic device 1 is tiled to anotherelectronic device 1 for getting a better display performance. Thepitch 28 is defined as a distance between an edge of an electronic unit 18-1 and an edge of another electronic unit 18-2 closest to the electronic unit 18-1 along X-axis direction as shown inFIG. 1A . - The
electronic units 18 are disposed on the flexible substrate 12 (theelectronic units 18 can be formed on theflexible substrate 12 such as by wire bonding method or flip-chip method, or they can be connected together by magnetic force), and theelectronic units 18 can be respectively electrically connected to theconductive pattern layer 16. In one embodiment, firstly, theelectronic units 18 can be electrically connected to each other, and then electrically connected to theconductive pattern layer 16. The material of theconductive pattern layer 16 may include metal or transparent conductive material. Examples of the metal material include Mg, Al, Ag, W, Cu, Ni, Cr, or an alloy thereof. Examples of the transparent conductive material include indium tin oxide (ITO) , indium zinc oxide (IZO), zinc oxide, or indium oxide. And theprotection layer 17 can be used for protecting theconductive pattern layer 16 to avoid oxidation or damage, theprotection layer 17 may include insulating materials, such as silicon oxide, silicon nitride, polyimide, epoxy resin or other suitable materials. - Furthermore, an
external driving circuit 20 may be disposed in thefirst extension region 13 of theflexible substrate 12. In this embodiment, theexternal driving circuit 20 may include an integrated circuit (IC) 26 formed on a FPC (flexible printed circuit) 24, and electrically connected to theconductive pattern layer 16 by an anisotropic conductive film (ACF) 22. In one embodiment, the “dispose in” is defined as theexternal driving circuit 20 overlaps thefirst extension region 13, when viewed in viewed in a top view (Z-axis direction). Theexternal driving circuit 20 is used to control theelectronic units 18. For example, if theelectronic units 18 include a light emitting diode, theexternal driving circuit 20 can be used to control whether theelectronic units 18 are illuminating or not. Similarly, when theelectronic units 18 include other components, theexternal driving circuit 20 can perform similar functions. - In this embodiment,
FIG. 2 shows that two electronic devices are provided, they are labeled as anelectronic device 1A and anelectronic device 1B respectively. Specifically, at least one of thefirst extension region 13 and thesecond extension region 14 of theelectronic device 1A is used for tiling anotherelectronic device 1B. It should be noted that theelectronic device 1A and theelectronic device 1B described herein each include the same components as the aboveelectronic device 1 shown inFIG. 1 , at least including thefirst extension region 13, thesecond extension region 14, theconductive pattern layer 16, theprotection layer 17, theelectronic units 18, theexternal driving circuit 20 and other components. To simplify the illustration, some components are not labeled inFIG. 2 . However, the structures and functions of the components can be referred to the first embodiment described above. - Referring to
FIG. 2 , which shows the schematic diagram of anelectronic device 1 according to a second embodiment of the present disclosure, the structure is formed by tiling at least twoelectronic devices 1 described inFIG. 1 above. It is worth noting that in some embodiments of the present disclosure, in order to reduce the border region of theelectronic device 1, theexternal driving circuit 20 disposed on thefirst extension region 13 of theflexible substrate 12 maybe selectively bent to the back side of the supportingsubstrate 10, the border region of theelectronic device 1 mentioned here is defined as the area of theflexible substrate 12 that is not overlapping with the supportingsubstrate 10, for example, as shown inFIG. 1B above, aborder region 21 includes aborder region 21 a and aborder region 21 b. As shown inFIG. 2 , when viewed in a cross-sectional view, the supportingsubstrate 10 includes afront side 10A and aback side 10B disposed opposite to thefront side 10A. Theelectronic units 18 described above are formed on thefront side 10A of the supportingsubstrate 10, thefirst extension region 13 is partially disposed on theback side 10B, and theexternal driving circuit 20 is formed in thefirst extension region 13 of theflexible substrate 12. In other words, theexternal driving circuit 20 is formed on theback side 10B of the supportingsubstrate 10, so that theexternal driving circuit 20 will not occupy an area of thefront side 10A of the supportingsubstrate 10, and thefront side 10A of the supportingsubstrate 10 can accommodate moreelectronic units 18. - In this embodiment, the
first extension region 13 of theelectronic device 1A is tiled with thesecond extension region 14 of theelectronic device 1B through acoupling member 30. In other words, thecoupling member 30 is used for tiling anotherelectronic device 1A/1B. Thecoupling member 30 may include a conductive or non-conductive adhesive, such as a glue layer or the ACF mentioned above. Besides, in this embodiment, thesecond extension region 14 of theelectronic device 1A or thefirst extension region 13 of theelectronic device 1B may be further tiled with other electronic devices. It should be noting that if thefirst extension region 13 orsecond extension region 14 of anelectronic device 1A/1B is at the outermost boundary and will not tiled with other electronic devices, such as thesecond extension region 14 of theelectronic device 1A, in this situation, thesecond extension region 14 of theelectronic device 1A can be bent to theback side 10B of the supporting substrate 10 (as shown inFIG. 2 ) to avoid thesecond extension region 14 of theelectronic device 1A from contacting other components or get a narrow border region of theelectronic device 1A. - In addition, the
electronic device 1A and anelectronic device 1B mentioned above are tiled to each other along a first direction (such as the X-axis shown inFIG. 2 ), but the present disclosure is not limited to tile along only one direction, the electronic devices may be tiled to each other along other directions (such as along the Y-direction shown inFIG. 2 ). It should also be within the scope of the present disclosure. - Except for the features mentioned above, the other components, material properties, and manufacturing method of this embodiment are similar to the first embodiment detailed above and will not be redundantly described. In addition, the embodiments mentioned below also follow this rule, except for the differences that are specifically mentioned, the other features are the same as those described in the above first embodiment.
- Referring to
FIG. 3 , which shows the schematic diagram of an electronic device according to a third embodiment of the present disclosure. In this embodiment, thesecond extension region 14 of theelectronic device 1A is tiled with thesecond extension region 14 of theelectronic device 1B through thecoupling member 30, and thecoupling member 30 disposed between aback side 12B of theflexible substrate 12 of theelectronic device 1A and afront side 12A of theflexible substrate 12 of theelectronic device 1B along Z-axis direction. - Referring to
FIG. 4 , which shows the schematic diagram of an electronic device according to a fourth embodiment of the present disclosure. In this embodiment, thefirst extension region 13 of theelectronic device 1A is tiled with thefirst extension region 13 of theelectronic device 1B through thecoupling member 30, and thecoupling member 30 disposed between afront side 12A of theflexible substrate 12 of theelectronic device 1A and afront side 12A of theflexible substrate 12 of theelectronic device 1B. In another embodiment, thecoupling member 30 can be disposed between aprotection layer 17 of theelectronic device 1A and aprotection layer 17 of theelectronic device 1B along X-axis direction. In addition, thecoupling member 30 contacts theprotection layer 17 of theelectronic device 1A and theprotection layer 17 of theelectronic device 1B directly. - Referring to
FIG. 5 , which shows the schematic diagram of an electronic device according to a fifth embodiment of the present disclosure. This embodiment is similar to the third embodiment mentioned above, but compared with the third embodiment mentioned above, in this embodiment, theelectronic units 18 are divided into a plurality of groups, each group containing a specific number ofelectronic units 18, and theelectronic units 18 are previously formed on a plurality ofsubstrates 31, and thesubstrates 31 containing a plurality ofelectronic units 18 are then disposed on theflexible substrate 12 in the following steps. - By the method described in this embodiment, a plurality of
substrates 31 includingelectronic units 18 can be completed in a process, or can be formed in some batch steps, since thesubstrate 31 has a larger area, so that the difficulty of the process can be reduced while thesubstrates 31 are disposed on theflexible substrate 12. The differences between this embodiment and the third embodiment mentioned above is that the embodiment further comprises a plurality ofsubstrates 31 having theelectronic units 18 disposed thereon. Besides, thecoupling member 30 of this embodiment is disposed between afront side 17A of aprotection layer 17 of theelectronic device 1A and aback side 12B of theflexible substrate 12 of theelectronic device 1B along the Z-axis. However, the present disclosure is not limited thereto, and the position of thecoupling member 30 can be adjusted according to actual requirements. - In this embodiment, the
electronic device 1A and theelectronic device 1B are tiled in the same manner as described inFIG. 2 above, but the present disclosure is not limited thereto, and the electronic devices may also be tiled according to the tiling manner described in other embodiments (for example,FIGS. 2-4 or other tiling structures mentioned in the following paragraphs). - Referring to
FIG. 6 , which shows the schematic diagram of an electronic device according to a sixth embodiment of the present disclosure. This embodiment is similar to the third embodiment and the fifth embodiment mentioned above, but compared with the third embodiment and the fifth embodiment mentioned above, in this embodiment, thecoupling member 30 is made of conductive materials, and theconductive pattern layer 16 of theelectronic device 1A and theconductive pattern layer 16 of theelectronic device 1B are electrically connected to theconductive coupling member 30 respectively. In other words, theconductive pattern layer 16 of theelectronic device 1A is electrically connected to theconductive pattern layer 16 of theelectronic device 1B through thecoupling member 30. - In this embodiment, take the
electronic device 1A and theelectronic device 1B as examples, since theconductive pattern layer 16 of theelectronic device 1A is electrically connected to theconductive pattern layer 16 of theelectronic device 1B, so only oneexternal driving circuit 20 can control theelectronic units 18 on theelectronic device 1A and theelectronic units 18 on theelectronic device 1B simultaneously. In other words, anotherexternal driving circuit 20 can be omitted in this embodiment, to achieve cost savings. Or in another case, theexternal driving circuit 20 can still be reserved for use as a spare external driving circuit. It should also be within the scope of the present disclosure. - In this embodiment, the
electronic device 1A and theelectronic device 1B are tiled in the same manner as described inFIG. 2 above, but the present disclosure is not limited thereto, and the electronic devices may also be tiled according to the tiling manner described in other embodiments (for example, or other tiling structures mentioned in the following paragraphs). - The embodiments of the present disclosure described in the following paragraphs mainly focus on adjusting the shape of the flexible substrate, and the different shapes of the flexible substrate have different tiling structures. It is worth noting that
FIG. 7 toFIG. 9 are shown in the top view. For the sake of simplicity, the components except the supportingsubstrate 10 and the flexible substrate are omitted, the material features and manufacturing methods of the remaining components are the same as those of the other embodiments described above, and are not described again. - Referring to
FIG. 7A , which shows the schematic diagram of anelectronic device 1 according to a seventh embodiment of the present disclosure. As shown inFIG. 7A , aflexible substrate 12A is formed and at least partially overlaps the supportingsubstrate 10 when viewed in a top view. However,FIG. 7A shows that the width W1 of thefirst extension region 13 and the width W2 of thesecond extension region 14 are substantially the same, and smaller than the width W of the supportingsubstrate 10. In one embodiment, an area of thefirst extension region 13 is larger than an area of thesecond extension region 14, and both of areas of thefirst extension region 13 and thesecond extension region 14 are smaller than an area of the supportingsubstrate 10. In this disclosure, the length L1/L2 or the width W1/W2 of each extension region (including thefirst extension region 13 and the second extension region 14) can be adjusted according to actual requirements. - Referring to
FIG. 7B , which shows the schematic diagram of anelectronic device 1 according to an eighth embodiment of the present disclosure. As shown inFIG. 7B , aflexible substrate 12B is formed and at least partially overlaps the supportingsubstrate 10. However, in this embodiment, theflexible substrate 12B further comprises athird extension region 15 extends beyond a third edge E3 of the supportingsubstrate 10. The third edge E3 is disposed adjacent to the first edge E1 and the second edge E2, and the first edge E1 is opposite to the second edge E2 along X-axis direction. Thethird extension region 15 can be used to tile with another electronic device along Y-axis direction. In addition, in another embodiment of the present disclosure, a fourth extension region (not shown) may be further formed, disposed opposite to the third extension edge E3 along Y-axis direction. It should also be within the scope of the present disclosure. - Referring to
FIG. 8A , which shows the schematic diagram of anelectronic device 1 according to a ninth embodiment of the present disclosure. As shown inFIG. 8A , aflexible substrate 12C is formed and at least partially overlaps the supportingsubstrate 10. However, in this embodiment, theflexible substrate 12C further comprises at least one corner extension region32C, in this embodiment, twocorner extension regions 32C disposed adjacent to thethird extension region 15 and thefirst extension region 13, and disposed adjacent to thethird extension region 15 and thesecond extension region 14 respectively. In one embodiment, one of thecorner extension regions 32C directly connects thethird extension region 15 and thefirst extension region 13, and the othercorner extension regions 32C contacts thethird extension region 15 and thesecond extension region 14 directly. Besides, both the twocorner extension regions 32C are rectangular patterns. - Referring to
FIG. 8B , which shows the schematic diagram of anelectronic device 1 according to a tenth embodiment of the present disclosure. As shown inFIG. 8B , aflexible substrate 12D is formed and at least partially overlaps the supportingsubstrate 10. However, in this embodiment, theflexible substrate 12D further comprises at least onecorner extension region 32D, in this embodiment, at least twocorner extension regions 32D disposed adjacent to thethird extension region 15 and thefirst extension region 13, and disposed adjacent to thethird extension region 15 and thesecond extension region 14 respectively. In one embodiment, one of thecorner extension regions 32D contacts thethird extension region 15 and thefirst extension region 13 directly, and the othercorner extension regions 32D directly connects thethird extension region 15 and thesecond extension region 14. Besides, both the twocorner extension regions 32D have at least one curved hypotenuse (such as thecurved hypotenuse 33 shown inFIG. 8B ). In one embodiment of the present disclosure, thecorner extension regions 32D can be a triangle shaped pattern but has an inwardly curved hypotenuse, and in another embodiment of the present disclosure, thecorner extension regions 32D can be a triangle shaped pattern but has an outwardly curved hypotenuse. - Referring to
FIG. 9 , which shows the schematic diagram of anelectronic device 1 according to an eleventh embodiment of the present disclosure. As shown inFIG. 9 , aflexible substrate 12E is formed and at least partially overlaps the supportingsubstrate 10. However, in this embodiment, theflexible substrate 12E further comprises at least onecorner extension region 32E, in this embodiment, twocorner extension regions 32E disposed adjacent to thethird extension region 15 and thefirst extension region 13, and disposed adjacent to thethird extension region 15 and thesecond extension region 14 respectively. In one embodiment, one of thecorner extension regions 32E contacts thethird extension region 15 and thefirst extension region 13 directly, and the othercorner extension regions 32E directly connects thethird extension region 15 and thesecond extension region 14. Besides, both the twocorner extension regions 32 are L-shaped patterns. - Referring to
FIG. 10A andFIG. 10B , which show the schematic diagrams of an electronic device according to a twelfth embodiment of the present disclosure. This embodiment shows a schematic diagram of a plurality of electronic devices tiled into a larger areaelectronic apparatus 100,FIG. 10A represents a top view of theelectronic device 100, andFIG. 10b is a cross-sectional view taken along a section line A-A′. As shown inFIG. 10A , a plurality ofelectronic devices 1 are arranged in array and tiled to each other, eachelectronic device 1 can be tiled with anotherelectronic device 1 along different directions (such as the X-axis direction or the Y-axis direction ofFIG. 10B ). It should be noted that theelectronic device 1 described inFIG. 10A orFIG. 10B may be replaced by the electronic devices described in any of the foregoing embodiments, and the present disclosure is not limited thereto. Besides, in one embodiment of the present disclosure, a larger area electronic apparatus is not limited to be tiled with only one tiling method. In other words, a larger area electronic apparatus can be tiled by a plurality of electronic devices with different tiling methods (such as the tiling methods mentioned in each embodiment above). - In addition, in this embodiment,
corners 41 are defined, and eachcorner 41 is disposed between every two adjacent edges of theflexible substrate 12 of theelectronic device 1, and the two adjacent edges have different extending direction, for example, one extending direction is along the X-axis direction, and another extending direction is along the Y-axis direction. Thecorners 41 of eachelectronic device 1 are chamfered, therefore, agap 40 will be left at the boundary of every fourelectronic devices 1, or between the corners of every two adjacent electronic devices, in other words, at least onegap 40 is between acorner 41 of oneelectronic device 1 and acorner 41 of anotherelectronic device 1. In this embodiment, thegap 40 is defined as the area that is not covered by theflexible substrate 12. The purpose of leaving thegap 40 is that after the electronic apparatus is completed, the electronic apparatus is a flexible device. When the electronic apparatus is bent, the corners of each electronic device are more easily contacted with the corners of other adjacent electronic devices. It may even cause damage to some electronic devices. Therefore, in this embodiment, thegaps 40 are leaved, and the issue mentioned above can be prevented. Besides, in this embodiment, when viewed from a top view, thegap 40 is a cross pattern, however, the present disclosure is not limited thereto, and the shape of each gap can be adjusted according to actual requirements. - In summary, the feature of the present disclosure is to provide different electronic device tiling methods to form a larger area electronic apparatus. The electronic devices may have the same structure, so that it can be mass-produced, and then the electronic devices are tiled into a larger electronic apparatus. It has the advantages of simple process or cost saving.
- Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the disclosure. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/354,158 US20200295119A1 (en) | 2019-03-14 | 2019-03-14 | Electronic device and electronic apparatus |
CN202010102918.2A CN111696973B (en) | 2019-03-14 | 2020-02-19 | Electronic device and electronic apparatus |
US17/471,128 US11706964B2 (en) | 2019-03-14 | 2021-09-09 | Electronic device for tiling and related electronic apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/354,158 US20200295119A1 (en) | 2019-03-14 | 2019-03-14 | Electronic device and electronic apparatus |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/471,128 Continuation US11706964B2 (en) | 2019-03-14 | 2021-09-09 | Electronic device for tiling and related electronic apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200295119A1 true US20200295119A1 (en) | 2020-09-17 |
Family
ID=72423885
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/354,158 Abandoned US20200295119A1 (en) | 2019-03-14 | 2019-03-14 | Electronic device and electronic apparatus |
US17/471,128 Active US11706964B2 (en) | 2019-03-14 | 2021-09-09 | Electronic device for tiling and related electronic apparatus |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/471,128 Active US11706964B2 (en) | 2019-03-14 | 2021-09-09 | Electronic device for tiling and related electronic apparatus |
Country Status (2)
Country | Link |
---|---|
US (2) | US20200295119A1 (en) |
CN (1) | CN111696973B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11127764B2 (en) * | 2019-03-26 | 2021-09-21 | Beijing Boe Display Technology Co., Ltd. | Circuit substrate, method for manufacturing the same, display substrate and tiled display device |
US20220093712A1 (en) * | 2020-09-22 | 2022-03-24 | Samsung Display Co., Ltd. | Display device and manufacturing method thereof |
US20230369233A1 (en) * | 2021-01-28 | 2023-11-16 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Wiring substrate, array substrate and light emitting module |
WO2024095317A1 (en) * | 2022-10-31 | 2024-05-10 | 三菱電機株式会社 | Video display device and method for manufacturing video display device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112382212B (en) * | 2020-12-03 | 2021-12-03 | 深圳市华星光电半导体显示技术有限公司 | Display panel, manufacturing method of display panel and display screen |
CN113299184A (en) * | 2021-05-21 | 2021-08-24 | 维沃移动通信有限公司 | Display module and electronic equipment |
CN113421878B (en) * | 2021-06-22 | 2023-07-25 | 成都辰显光电有限公司 | Display panel, display module, display device and forming method |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110050657A1 (en) * | 2009-08-25 | 2011-03-03 | Seiko Epson Corporation | Electro-optical device and electronic apparatus |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9058755B2 (en) * | 2008-01-04 | 2015-06-16 | Nanolumens Acquisition, Inc. | Lightweight unitary display |
US8305294B2 (en) * | 2009-09-08 | 2012-11-06 | Global Oled Technology Llc | Tiled display with overlapping flexible substrates |
GB2511549B (en) * | 2013-03-07 | 2020-04-22 | Plastic Logic Ltd | Tiled Displays |
KR102445185B1 (en) * | 2014-10-08 | 2022-09-19 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Display device |
CN107479752B (en) * | 2017-08-14 | 2020-06-05 | 业成科技(成都)有限公司 | Touch control display device |
WO2019064572A1 (en) * | 2017-09-29 | 2019-04-04 | シャープ株式会社 | Method for manufacturing display device, and display device |
-
2019
- 2019-03-14 US US16/354,158 patent/US20200295119A1/en not_active Abandoned
-
2020
- 2020-02-19 CN CN202010102918.2A patent/CN111696973B/en active Active
-
2021
- 2021-09-09 US US17/471,128 patent/US11706964B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110050657A1 (en) * | 2009-08-25 | 2011-03-03 | Seiko Epson Corporation | Electro-optical device and electronic apparatus |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11127764B2 (en) * | 2019-03-26 | 2021-09-21 | Beijing Boe Display Technology Co., Ltd. | Circuit substrate, method for manufacturing the same, display substrate and tiled display device |
US20220093712A1 (en) * | 2020-09-22 | 2022-03-24 | Samsung Display Co., Ltd. | Display device and manufacturing method thereof |
US11882728B2 (en) * | 2020-09-22 | 2024-01-23 | Samsung Display Co., Ltd. | Multi-screen display device for reducing a non-display area between display panels, and manufacturing method thereof |
US20230369233A1 (en) * | 2021-01-28 | 2023-11-16 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Wiring substrate, array substrate and light emitting module |
US12087698B2 (en) * | 2021-01-28 | 2024-09-10 | Hefei Xinsheng Optoelectronics Technology Co., Ltd. | Wiring substrate, array substrate and light emitting module having control regions arranged into control region rows and control region columns |
WO2024095317A1 (en) * | 2022-10-31 | 2024-05-10 | 三菱電機株式会社 | Video display device and method for manufacturing video display device |
Also Published As
Publication number | Publication date |
---|---|
US11706964B2 (en) | 2023-07-18 |
CN111696973A (en) | 2020-09-22 |
CN111696973B (en) | 2023-07-11 |
US20210408220A1 (en) | 2021-12-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11706964B2 (en) | Electronic device for tiling and related electronic apparatus | |
US10985194B2 (en) | Display panel and display device | |
US20210134249A1 (en) | Display device | |
US9239656B2 (en) | Touch display device and method of manufacturing the same | |
US9113545B2 (en) | Tape wiring substrate and chip-on-film package including the same | |
CN107484328B (en) | A kind of display device | |
US11221525B2 (en) | Display device and flexible circuit board | |
US11449174B2 (en) | Electronic device | |
US11930587B2 (en) | Flexible printed circuit board and display device | |
EP3734424B1 (en) | Touch display device | |
US11809029B2 (en) | Electromagnetic wave emitting structure | |
CN109728043A (en) | A kind of display panel and display device | |
EP3089000B1 (en) | Fpc of capacitive touch screen and method for mounting fpc | |
JP2011242415A (en) | Display device | |
CN117218955A (en) | Display device | |
CN114171896B (en) | Display module and display device | |
US20220376023A1 (en) | Display panel and display device including the same | |
CN109857270B (en) | Touch control display device | |
KR20210062292A (en) | Flexible display apparatus | |
KR20220096393A (en) | Display apparatus | |
KR20240147152A (en) | Display device using light emitting device | |
CN117642787A (en) | Display device and manufacturing method thereof | |
CN117637666A (en) | Electrical connection structure and electronic device | |
CN117412642A (en) | Display panel and preparation method thereof | |
CN113628535A (en) | Display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INNOLUX CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YUEH, JUI-JEN;LEE, KUAN-FENG;REEL/FRAME:048604/0814 Effective date: 20190220 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |