US20170373104A1 - Solid-state imaging device and method for fabricating same - Google Patents
Solid-state imaging device and method for fabricating same Download PDFInfo
- Publication number
- US20170373104A1 US20170373104A1 US15/700,649 US201715700649A US2017373104A1 US 20170373104 A1 US20170373104 A1 US 20170373104A1 US 201715700649 A US201715700649 A US 201715700649A US 2017373104 A1 US2017373104 A1 US 2017373104A1
- Authority
- US
- United States
- Prior art keywords
- solid
- state imaging
- imaging device
- element isolation
- charge accumulation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000003384 imaging method Methods 0.000 title claims abstract description 70
- 238000000034 method Methods 0.000 title description 36
- 238000009825 accumulation Methods 0.000 claims abstract description 124
- 238000002955 isolation Methods 0.000 claims abstract description 87
- 238000009792 diffusion process Methods 0.000 claims abstract description 82
- 239000004065 semiconductor Substances 0.000 claims abstract description 59
- 239000000758 substrate Substances 0.000 claims abstract description 33
- 150000002500 ions Chemical class 0.000 claims description 20
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 8
- 229910052814 silicon oxide Inorganic materials 0.000 claims 2
- 238000006243 chemical reaction Methods 0.000 abstract description 59
- 239000012535 impurity Substances 0.000 description 32
- 238000005468 ion implantation Methods 0.000 description 22
- 238000004519 manufacturing process Methods 0.000 description 13
- 230000015572 biosynthetic process Effects 0.000 description 12
- 241000519995 Stachys sylvatica Species 0.000 description 11
- 230000002950 deficient Effects 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 238000000059 patterning Methods 0.000 description 6
- 238000000206 photolithography Methods 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 229910052681 coesite Inorganic materials 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- 230000000873 masking effect Effects 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14689—MOS based technologies
Definitions
- the present invention contains subject matter related to Japanese Patent Application JP 2005-000772 filed in the Japanese Patent Office on Jan. 5, 2005, the entire contents of which are incorporated herein, by reference.
- the present invention relates to a solid-state imaging device in which photoelectric conversion efficiency per unit pixel is improved and to a method for fabricating the solid-state imaging device.
- photoelectric conversion efficiency per unit pixel has been improved by increasing the aperture ratio in the unit pixel or by increasing the light collection efficiency of microlenses.
- a solid-state imaging device includes a plurality of pixels two-dimensionally arrayed in a well region disposed on a semiconductor substrate, each pixel including a photoelectric conversion section having a charge accumulation region which accumulates signal charge; an element isolation layer which is disposed on the surface of the well region along the peripheries of the individual charge accumulation regions and which electrically isolates the individual pixels from each other; and a diffusion layer which is disposed beneath the element isolation layer and which electrically isolates the individual pixels from each other, the diffusion layer having a smaller width than that of the element isolation layer, wherein each charge accumulation region is disposed so as to extend below the element isolation layer and be in contact with or in close proximity to the diffusion layer.
- the method includes the steps of forming an element isolation layer on the surface of the well region, the element isolation layer electrically isolating the individual pixels from each other; forming a diffusion layer so as to surround the individual charge accumulation regions and electrically isolate the individual pixels from each other beneath the element, isolation layer; and forming the photoelectric conversion section for each pixel in the well region with the photoelectric conversion sections being electrically isolated from each other by the element isolation layer and the diffusion layer.
- the photoelectric conversion section formation step includes the substeps of implanting ions of an impurity for forming each charge accumulation region in the well region; and thermally diffusing the impurity implanted in the well region by the ion implantation substep to form each charge accumulation region so that the charge accumulation region extends below the element isolation layer and is brought in contact with or in close proximity to the diffusion layer.
- the method includes the steps of forming an element isolation layer on the surface of the well region, the element isolation layer electrically isolating the individual pixels from each other; forming a diffusion layer so as to surround the individual charge accumulation regions and electrically isolate the individual pixels from each other beneath the element isolation layer; and forming the photoelectric conversion section for each pixel in the well region with the photoelectric conversion sections being electrically isolated from each other by the element isolation layer and the diffusion layer.
- the photoelectric conversion section formation step includes the sub-steps of implanting first ions of an impurity for forming the charge accumulation region of each photoelectric conversion section in the well region; masking above the charge accumulation region after the first ion implantation substep; and implanting second ions of an impurity that is different from the impurity used in the first ion implantation substep through the element isolation layer in the periphery of each charge accumulation region after the masking substep to form a charge accumulation extension so as to be brought in contact with or In close proximity to the diffusion layer.
- the method includes the steps of forming a diffusion layer so as to surround the individual charge accumulation regions and electrically isolate the individual pixels from each other; forming the photoelectric conversion section fox each pixel in the well region with the photoelectric conversion sections being electrically isolated from each other by the diffusion layer, the photoelectric conversion section formation step including the substep of implanting ions of an impurity for forming each charge accumulation region in the well region so that the charge accumulation region is brought in contact with or in close proximity to the diffusion layer; and forming an element isolation layer on the surface of the well region after the ion implantation substep, the element isolation layer electrically isolating the individual pixels from each other with the diffusion layer being located therebeneath.
- FIG. 1 is a schematic sectional view illustrating a substantial part of a solid-state imaging device and a fabrication process step therefor according to a first embodiment of the present invention
- FIG. 2 is a schematic sectional view illustrating a substantial part of the solid-state imaging device and a fabrication process step therefor according to the first embodiment of the present invention
- FIG. 3 is a schematic sectional view illustrating a substantial part of a solid-state imaging device and a fabrication process step therefor according to a second embodiment of the present invention
- FIG. 4 is a schematic sectional view illustrating a substantial part of the solid-state imaging device and a fabrication process step therefor according to the second embodiment of the present invention
- FIG. 5 is a schematic sectional view illustrating a substantial part of a solid-state imaging device and a fabrication process step therefor according to a third embodiment of the present invention.
- FIG. 6 is a schematic sectional view illustrating a substantial part of the solid-state imaging device and a fabrication process step therefor according to the third embodiment of the present invention.
- the solid-state imaging device is characterized in that the charge accumulation region of each photoelectric conversion section is formed so as to extend below an element isolation layer and to be brought into contact with or in close proximity to a diffusion layer.
- the charge accumulation region of the photoelectric conversion section is formed by ion implantation, the charge accumulation region is allowed to extend below the element isolation layer by thermal diffusion.
- the charge accumulation region of the photoelectric conversion section is formed by a first ion implantation process
- the surface of the well region corresponding to the charge accumulation region surrounded with the element isolation layer is masked, and then ions of an impurity that is different from the impurity used, in the first ion implantation process are implanted in the periphery of the charge accumulation region to form a charge accumulation extension region.
- the charge accumulation region of the photoelectric conversion section is formed by ion implantation.
- a solid-state imaging device and a method for fabricating the same according to a first embodiment will be described below with reference to the drawings.
- FIG. 1 is a schematic sectional view illustrating a substantial part of a solid-state imaging device and a fabrication process step therefor according to a first embodiment of the present invention
- FIG. 2 is also a schematic sectional view illustrating a substantial part of the solid-state imaging device and a fabrication process step therefor according to the first embodiment of the present invention.
- a solid-state imaging device 10 includes a semiconductor substrate of a first conductivity type, for example, an n-type silicon substrate 11 , and a semiconductor well region of a second conductivity type, for example, a p-type semiconductor well region 12 is disposed on the substrate 11 .
- a plurality of pixels 20 are two-dimensionally arrayed in the p-type semiconductor well region 12 , each pixel 20 including a photodiode PD serving as a photoelectric conversion section and a transistor (not shown) for extracting signal charge accumulated in the photodiode PD.
- An element isolation layer 13 is disposed on the surface of the p-type semiconductor well region 12 , the element isolation layer 13 electrically isolating the individual pixels 20 from each other.
- a p-type diffusion layer 14 is disposed in the well region 12 beneath the element isolation layer 13 so as to surround the individual charge accumulation regions, the diffusion layer 14 electrically isolating the individual pixels 20 from each other.
- Reference numeral 15 represents an insulating film disposed on the surface of the p-type semiconductor well region 12 .
- Each photodiode PD includes the p-type semiconductor well region 12 and a first conductivity type, i.e., n-type, charge accumulation region 17 which accumulates signal-charge.
- the photodiode PD further includes a second conductivity type p + accumulation, layer 16 disposed on the surface of the n-type charge accumulation region 17 .
- Such a photodiode PD constitutes a sensor having a hole accumulation diode (HAD) structure.
- HAD hole accumulation diode
- the p + accumulation layer 16 suppresses dark current which is caused by an interface state and results in white spots.
- the p-type diffusion layer 14 also has a function of isolating the photodiodes PD from each other in the depth direction.
- a method for fabricating the solid-state imaging device 10 will now be described with reference to FIGS. 1 and 2 .
- a p-type semiconductor well region 12 is formed on an n-type silicon substrate 11 .
- an isolation pattern is formed by patterning on the p-type semiconductor well region 12 , the isolation pattern isolating the individual pixels 20 each including a photodiode PD serving as a photoelectric conversion section, and then a p-type diffusion layer 14 is formed by performing ion implantation once or a plurality of times in the depth direction.
- the dosage during the ion implantation is about 1 ⁇ 10 12 cm ⁇ 2
- the width d 1 of the p-type diffusion layer 14 is about 0.05 to 10 ⁇ m.
- an extension region 18 is produced in the p-type semiconductor well region 12 below the element isolation layer 13 in the place surrounded with the p-type diffusion layer 14 in each pixel, the extension region 18 substantially enlarging the charge accumulation area of the n-type charge accumulation region 17 .
- an element isolation pattern is formed by patterning on the surface of the p-type semiconductor well region 12 , the element isolation pattern isolating the individual pixels 20 each including the photodiode PD serving as a photoelectric conversion section, and thus an element isolation layer 13 , for example, composed of SiO 2 is formed.
- an element isolation layer 13 for example, composed of SiO 2 is formed.
- ions are implanted through each opening 13 A of the element isolation layer 13 into the p-type semiconductor well region 12 , for example, at a dosage of about 1 ⁇ 10 12 cm ⁇ 2 .
- an n-type charge accumulation region 17 having an area corresponding to the opening 13 A is formed.
- p-type ions with a high concentration for example, of 5 ⁇ 10 17 cm ⁇ 3 or more are implanted in the surface of the n-type charge accumulation region 17 , followed by diffusion, and thereby a p + accumulation layer 16 is formed.
- a solid-state imaging device 10 having a structure shown in FIG. 1 is placed in a thermal diffusion furnace (not shown) and heated at a predetermined temperature, for example, in an atmosphere of 900° C., for a predetermined time, for example, about 10 minutes, to thermally diffuse the impurity of the n-type charge accumulation region 17 in the p-type semiconductor well region 12 .
- a predetermined temperature for example, in an atmosphere of 900° C.
- a predetermined time for example, about 10 minutes
- the n-type charge accumulation region 17 is enlarged in the depth direction of the photodiode PD and in a direction perpendicular to the depth direction, at least in the direction perpendicular to the depth direction of the photodiode PD so that the peripheral part of the n-type charge accumulation region 17 is in contact with or in close proximity to the p-type diffusion, layer 14 below the element isolation layer 13 .
- the term “being in close proximity” means that the re-type charge accumulation region 17 extends toward the p-type diffusion layer 14 by at least, half of the width of the extension region 18 .
- the charge accumulation region 17 of the photodiode PD is allowed to extend below the element isolation layer 13 and brought in contact with or in close proximity to the diffusion layer 14 . Therefore, the charge accumulation region 17 can be easily formed also below the element isolation layer 13 . Consequently, it is possible to increase the charge accumulation region (area) of the photoelectric conversion section in each pixel, and the photoelectric conversion efficiency per unit pixel can be improved. Furthermore, it is not necessary to increase the impurity concentrations of impurity regions of photoelectric converting elements as has been necessary in the past, and thus it is possible to reduce occurrence of defective pixels, such as white spots.
- a solid-state imaging device and a method for fabricating the same according to a second embodiment of the present invention will be described below with reference to FIGS. 3 and 4 .
- FIG. 3 is a schematic sectional view illustrating a substantial part of a solid-state imaging device and a fabrication process step therefor according to a second embodiment of the present invention
- FIG. 4 is also a schematic sectional view illustrating a substantial part of the solid-state imaging device and a fabrication process step therefor according to the second embodiment of the present invention.
- a solid-state imaging device 30 includes a semiconductor substrate of a first conductivity type, for example, an n-type silicon substrate 11 , and a semiconductor well region of a second conductivity type, for example, a p-type semiconductor well region 12 is disposed on the substrate 11 .
- a plurality of pixels 20 are two-dimensionally arrayed in the p-type semiconductor well region 12 , each pixel 20 including a photodiode PD serving as a photoelectric conversion section.
- An element isolation layer 13 is disposed on the surface of the p-type semiconductor well region 12 , the element isolation layer 13 electrically isolating the individual pixels 20 from each other.
- a p-type diffusion layer 14 is disposed in the well region 12 beneath the element isolation layer 13 so as to surround the individual charge accumulation regions, the diffusion layer 14 electrically isolating the individual pixels 20 from each other.
- Reference numeral 15 represents an insulating film disposed on the surface of the p-type semiconductor well region 12 .
- Each photodiode PD includes the p-type semiconductor well region 12 and a first conductivity type, i.e., n-type, charge accumulation region 17 which accumulates signal charge.
- the photodiode PD further includes a second conductivity type p + accumulation layer 16 disposed on the surface of the n-type charge accumulation region 17 .
- Such a photodiode PD constitutes a sensor having a HAD structure.
- the p + accumulation layer 16 suppresses dark current which is caused by an interface state and results in white spots.
- the p-type diffusion layer 14 also has a function of isolating the photodiodes PD from each other in the depth direction.
- a p-type semiconductor well region 12 is formed on an n-type silicon substrate 11 .
- an isolation pattern is formed by patterning on the p-type semiconductor well region 12 , the isolation pattern isolating the individual pixels 20 each including a photodiode PD serving as a photoelectric conversion section, and then a p-type diffusion layer 14 is formed by performing ion implantation once or a plurality of times in the depth direction.
- the dosage during the ion implantation is about 1 ⁇ 10 12 cm ⁇ 2
- the width d 1 of the p-type diffusion layer 14 is about 0.05 to 10 ⁇ m.
- an extension region 18 is produced in the p-type semiconductor well region 12 below the element isolation layer 13 in the place surrounded with the p-type diffusion layer 14 in each pixel, the extension region 18 substantially enlarging the charge accumulation area of the n-type charge accumulation region 17 .
- an element isolation pattern is formed by patterning on the surface of the p-type semiconductor well region 12 , the element isolation pattern isolating the individual pixels 29 each including the photodiode PD serving as a photoelectric conversion section, and thus an element isolation layer 13 , for example, composed of SiO 2 is formed.
- an element isolation layer 13 for example, composed of SiO 2 is formed.
- ions are implanted through each opening 13 A of the element isolation layer 13 into the p-type semiconductor well region 12 , for example, at a dosage of about 1 ⁇ 10 12 cm ⁇ 2 .
- an n-type charge accumulation region 17 having an area corresponding to the opening 13 A is formed.
- p-type ions with a high concentration for example, of 5 ⁇ 10 17 cm ⁇ 3 or more are implanted in the surface of the n-type charge accumulation region 17 , followed by diffusion, and thereby a p + accumulation layer 16 is formed.
- the surface region of the photodiode PD corresponding to an opening 13 A surrounded by the element isolation layer 13 is masked with a resist film 21 .
- ions of an impurity that is different from the impurity used, in the ion implantation for the n-type charge accumulation region 17 are implanted in an extension region 13 between the outer periphery of the n-type charge accumulation region 17 and the inner periphery of the p-type diffusion layer 14 through the element isolation layer 13 .
- a charge accumulation extension 19 is formed so as to be brought in contact with or in close proximity to the inner periphery of the p-type diffusion layer 14 , the charge accumulation extension 19 substantially enlarging the charge accumulation area of the n-type charge accumulation region 17 .
- the term “being in close proximity” means that the charge accumulation extension 19 extends toward the p-type diffusion layer 14 by at least half of the width of the extension region 18 .
- the step of forming the photodiode PD serving as the photoelectric conversion section in the step of forming the photodiode PD serving as the photoelectric conversion section, after the charge accumulation region 17 is formed by ion implantation, the surface region of the photodiode PD corresponding to the opening 13 A surrounded by the element isolation layer 13 is masked with the resist film 21 , and then ions of an impurity that is different from the impurity used for the n-type charge accumulation region 17 are implanted in the extension, region 18 facing the outer periphery of the n-type charge accumulation region 17 to form the charge accumulation extension 19 so as to be brought in contact with or in close proximity to the diffusion layer 14 .
- the charge accumulation region 17 can be easily formed also below the element isolation layer 13 . Consequently, it is possible to increase the charge accumulation region (area) of the photoelectric conversion section in each pixel, and the photoelectric conversion efficiency per unit pixel can be improved. Furthermore, it is not necessary to increase the impurity concentrations of impurity regions of photoelectric converting elements as has been necessary in the past, and thus it is possible to reduce occurrence of defective pixels, such as white spots.
- a solid-state imaging device and a method for fabricating the same according to a third embodiment of the present invention will be described below with reference to FIGS. 5 and 6 .
- FIG. 5 is a schematic sectional view illustrating a substantial part of a solid-state imaging device and a fabrication process step therefor according to a third embodiment of the present invention
- FIG. 6 is also a schematic sectional view illustrating a substantial part of the solid-state imaging device and a fabrication process step therefor according to the third embodiment of the present invention.
- a solid-state imaging device 40 includes a semiconductor substrate of a first conductivity type, for example, an n-type silicon substrate 11 , and a semiconductor well region of a second conductivity type, for example, a p-type semiconductor well region 12 is disposed on the substrate 11 .
- a plurality of pixels 20 are two-dimensionally arrayed in the p-type semiconductor well region 12 , each pixel 20 including a photodiode PD serving as a photoelectric conversion section.
- An element isolation layer 13 is disposed on the surface of the p-type semiconductor well region 12 , the element isolation layer 13 electrically isolating the individual pixels 20 from each other.
- a p-type diffusion layer 14 is disposed in the well region 12 beneath the element isolation layer 13 so as to surround the individual charge accumulation regions, the diffusion layer 14 electrically isolating the individual pixels 20 from each other.
- Reference numeral 15 represents an insulating film disposed on the surface of the p-type semiconductor well region 12 .
- Each photodiode PD includes the p-type semiconductor well region 12 and a first conductivity type, i.e., n-type, charge accumulation region 17 which accumulates signal charge.
- the photodiode PD further includes a second conductivity type p + accumulation layer 16 disposed on the surface of the n-type charge accumulation region 17 .
- Such a photodiode PD constitutes a sensor having a HAD structure.
- the p + accumulation layer 16 suppresses dark current which is caused by an interface state and results in white spots.
- the p-type diffusion layer 14 also has a function of isolating the photodiodes PD from each other in the depth direction.
- a method for fabricating the solid-state imaging device 40 will now be described with reference to FIGS. 5 and 6 .
- a p-type semiconductor well region 12 is formed on an n-type silicon substrate 11 .
- an isolation pattern is formed by patterning on the p-type semiconductor well region 12 , the isolation pattern isolating the individual pixels 20 each including a photodiode PD serving as a photoelectric conversion section, and then a p-type diffusion layer 14 is formed by performing ion implantation once or a plurality of times in the depth direction.
- the dosage during the ion implantation is about 1 ⁇ 10 12 cm ⁇ 2
- the width d 1 of the p-type diffusion layer 14 is about 0.05 to 10 ⁇ m.
- an extension region is produced in the p-type semiconductor well region 12 below the element isolation layer 13 in the place surrounded by the p-type diffusion layer 14 in each pixel, the extension region substantially enlarging the charge accumulation area of the n-type charge accumulation region 17 .
- ions are implanted at a dosage of about 1 ⁇ 10 12 cm ⁇ 2 in the surface of the p-type semiconductor well region 12 for each pixel before the formation of the element isolation layer 13 , and thereby an n-type charge accumulation region 17 having dimensions capable of being in contact with or in close proximity to the inner periphery of the p-type diffusion layer 14 is formed.
- p-type ions with a high concentration, for example, of 5 ⁇ 10 17 cm ⁇ 3 or more are implanted in the surface of the n-type charge accumulation region 17 , followed by diffusion, and thereby a p + accumulation layer 16 is formed.
- an element isolation pattern is formed by patterning on the surface of the p-type semiconductor well region 12 , the element isolation pattern isolating the individual pixels 20 each including the photodiode PD serving as a photoelectric conversion section, and thus an element isolation layer 13 , for example, composed of SiO 2 is formed on the p-type semiconductor well region 12 .
- the n-type charge accumulation region 17 having dimensions capable of being in contact with or in close proximity to the inner periphery of the p-type diffusion layer 14 is formed.
- the element isolation layer 13 is formed. Therefore,, the charge accumulation region 17 can be easily formed also below the element isolation layer 13 . Consequently, it is possible to increase the charge accumulation region (area) of the photoelectric conversion section in each pixel, and the photoelectric conversion efficiency per unit pixel can be improved. Furthermore, it is not necessary to increase the impurity concentrations of impurity regions of photoelectric converting elements as has been necessary in the past, and thus it is possible to reduce occurrence of defective pixels, such as white spots.
- the photodiode PD is used as the sensor having a hole accumulation diode (HAD) structure in which the p + accumulation layer 16 is disposed on the n-type charge accumulation region 17 .
- HAD hole accumulation diode
- the photodiode PD may have a structure without the p + accumulation layer 16 .
- each photoelectric conversion section is disposed so as to extend below the element isolation layer and be in contact with or in close proximity to the diffusion layer, it is possible to increase the charge accumulation region (area) of the photoelectric conversion section in each pixel, and the photoelectric conversion efficiency per unit pixel can be improved. Furthermore, it is not necessary to increase the impurity concentrations of impurity regions of photoelectric converting elements as has been necessary in the past, and thus it is possible to reduce occurrence of defective pixels, such as white spots.
- the charge accumulation region of each photoelectric conversion section is formed by ion implantation, the charge accumulation region is allowed to extend below the element isolation layer and brought in contact with or in close proximity to the diffusion layer by thermal diffusion. Therefore, the charge accumulation region can be easily formed also below the element isolation layer. Consequently, it is possible to increase the charge accumulation region (area) of the photoelectric conversion section in each pixel, and the photoelectric conversion efficiency per unit pixel can be improved. Furthermore, it is not necessary to increase the impurity concentrations of impurity regions of photoelectric converting elements as has been necessary in the past, and thus it is possible to reduce occurrence of defective pixels, such as white spots.
- the photoelectric conversion section formation step after the charge accumulation region of each photoelectric conversion section is formed by the first ion implantation substep, the surface region of the semiconductor substrate corresponding to each charge accumulation, region surrounded with the element isolation layer is masked, and in such a state, ions of an impurity that is different from the impurity used in the first ion implantation substep are implanted in the periphery of the charge accumulation region to form a charge accumulation extension so as to be brought in contact with or in close proximity to the diffusion layer. Therefore, the charge accumulation region can be easily formed also below the element Isolation layer.
- the charge accumulation region of each photoelectric conversion section is formed by ion implantation, and after the formation of the charge accumulation region, the element isolation layer is formed. Therefore, the charge accumulation region can be easily formed also below the element isolation layer. Consequently, it is possible to increase the charge accumulation region (area) of the photoelectric conversion section in each pixel, and the photoelectric conversion efficiency per unit pixel can be improved. Furthermore, it is not necessary to increase the impurity concentrations of impurity regions of photoelectric converting elements as has been necessary in the past, and thus it is possible to reduce occurrence of defective pixels, such as white spots.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
- Light Receiving Elements (AREA)
Abstract
Description
- The present invention contains subject matter related to Japanese Patent Application JP 2005-000772 filed in the Japanese Patent Office on Jan. 5, 2005, the entire contents of which are incorporated herein, by reference.
- The present invention relates to a solid-state imaging device in which photoelectric conversion efficiency per unit pixel is improved and to a method for fabricating the solid-state imaging device.
- In solid-state imaging devices, photoelectric conversion efficiency per unit pixel has been improved by increasing the aperture ratio in the unit pixel or by increasing the light collection efficiency of microlenses.
- Recently, in solid-state imaging devices, a further increase in the number of pixels has been taking place, resulting in a decrease in the area per unit pixel, and thus a further improvement in photoelectric conversion efficiency has been desired. Therefore, for example, in the case of a photodiode, in a PN junction structure, the impurity concentrations in the individual regions are increased, and thereby the photoelectric conversion efficiency is improved (refer to Kazuya Yonemoto, “CCD/CMOS imeji sexisa no kiso to oyo (Basics and Application of CCD/CMOS Image Sensors)”, CQ Publishing Co., Ltd., pp. 92-94).
- However, in the known solid-state imaging devices and fabrication methods therefor, if the impurity concentrations of impurity regions of photoelectric converting elements are increased excessively, defective pixels, such as white spots, occur frequently, resulting in problems.
- It is desirable to provide a solid-state imaging device in which photoelectric conversion efficiency per unit pixel can be improved and a method for fabricating such a solid-state imaging device.
- According to an embodiment of the present invention, a solid-state imaging device includes a plurality of pixels two-dimensionally arrayed in a well region disposed on a semiconductor substrate, each pixel including a photoelectric conversion section having a charge accumulation region which accumulates signal charge; an element isolation layer which is disposed on the surface of the well region along the peripheries of the individual charge accumulation regions and which electrically isolates the individual pixels from each other; and a diffusion layer which is disposed beneath the element isolation layer and which electrically isolates the individual pixels from each other, the diffusion layer having a smaller width than that of the element isolation layer, wherein each charge accumulation region is disposed so as to extend below the element isolation layer and be in contact with or in close proximity to the diffusion layer.
- According to another embodiment of the present invention, in a method for fabricating a solid-state imaging device including a plurality of pixels two-dimensionally arrayed in a well region disposed on a semiconductor substrate, each pixel including a photoelectric conversion section having a charge accumulation region which accumulates signal charge, the method includes the steps of forming an element isolation layer on the surface of the well region, the element isolation layer electrically isolating the individual pixels from each other; forming a diffusion layer so as to surround the individual charge accumulation regions and electrically isolate the individual pixels from each other beneath the element, isolation layer; and forming the photoelectric conversion section for each pixel in the well region with the photoelectric conversion sections being electrically isolated from each other by the element isolation layer and the diffusion layer. The photoelectric conversion section formation step includes the substeps of implanting ions of an impurity for forming each charge accumulation region in the well region; and thermally diffusing the impurity implanted in the well region by the ion implantation substep to form each charge accumulation region so that the charge accumulation region extends below the element isolation layer and is brought in contact with or in close proximity to the diffusion layer.
- According to another embodiment of the present invention, in a method for fabricating a solid-state imaging device including a plurality of pixels two-dimensionally arrayed in a well region disposed on a semiconductor substrate, each pixel including a photoelectric conversion section having a charge accumulation region which accumulates signal charge, the method includes the steps of forming an element isolation layer on the surface of the well region, the element isolation layer electrically isolating the individual pixels from each other; forming a diffusion layer so as to surround the individual charge accumulation regions and electrically isolate the individual pixels from each other beneath the element isolation layer; and forming the photoelectric conversion section for each pixel in the well region with the photoelectric conversion sections being electrically isolated from each other by the element isolation layer and the diffusion layer. The photoelectric conversion section formation step includes the sub-steps of implanting first ions of an impurity for forming the charge accumulation region of each photoelectric conversion section in the well region; masking above the charge accumulation region after the first ion implantation substep; and implanting second ions of an impurity that is different from the impurity used in the first ion implantation substep through the element isolation layer in the periphery of each charge accumulation region after the masking substep to form a charge accumulation extension so as to be brought in contact with or In close proximity to the diffusion layer.
- According to another embodiment of the present invention, in a method for fabricating a solid-state imaging device including a plurality of pixels two-dimensionally arrayed in a well region disposed on a semiconductor substrate, each pixel including a photoelectric conversion section having a charge accumulation region which accumulates signal charge, the method includes the steps of forming a diffusion layer so as to surround the individual charge accumulation regions and electrically isolate the individual pixels from each other; forming the photoelectric conversion section fox each pixel in the well region with the photoelectric conversion sections being electrically isolated from each other by the diffusion layer, the photoelectric conversion section formation step including the substep of implanting ions of an impurity for forming each charge accumulation region in the well region so that the charge accumulation region is brought in contact with or in close proximity to the diffusion layer; and forming an element isolation layer on the surface of the well region after the ion implantation substep, the element isolation layer electrically isolating the individual pixels from each other with the diffusion layer being located therebeneath.
-
FIG. 1 is a schematic sectional view illustrating a substantial part of a solid-state imaging device and a fabrication process step therefor according to a first embodiment of the present invention; -
FIG. 2 is a schematic sectional view illustrating a substantial part of the solid-state imaging device and a fabrication process step therefor according to the first embodiment of the present invention; -
FIG. 3 is a schematic sectional view illustrating a substantial part of a solid-state imaging device and a fabrication process step therefor according to a second embodiment of the present invention; -
FIG. 4 is a schematic sectional view illustrating a substantial part of the solid-state imaging device and a fabrication process step therefor according to the second embodiment of the present invention; -
FIG. 5 is a schematic sectional view illustrating a substantial part of a solid-state imaging device and a fabrication process step therefor according to a third embodiment of the present invention; and -
FIG. 6 is a schematic sectional view illustrating a substantial part of the solid-state imaging device and a fabrication process step therefor according to the third embodiment of the present invention. - The solid-state imaging device according to any of the embodiments of the present invention is characterized in that the charge accumulation region of each photoelectric conversion section is formed so as to extend below an element isolation layer and to be brought into contact with or in close proximity to a diffusion layer. Preferably, after the charge accumulation region of the photoelectric conversion section is formed by ion implantation, the charge accumulation region is allowed to extend below the element isolation layer by thermal diffusion. Alternatively, after the charge accumulation region of the photoelectric conversion section is formed by a first ion implantation process, the surface of the well region corresponding to the charge accumulation region surrounded with the element isolation layer is masked, and then ions of an impurity that is different from the impurity used, in the first ion implantation process are implanted in the periphery of the charge accumulation region to form a charge accumulation extension region. Alternatively, before the formation of the element isolation layer, the charge accumulation region of the photoelectric conversion section is formed by ion implantation.
- In any of such structures, it is possible to increase the charge accumulation region (area) of the photoelectric conversion section in each pixel, and the photoelectric conversion efficiency per unit pixel can be improved.
- A solid-state imaging device and a method for fabricating the same according to a first embodiment will be described below with reference to the drawings.
-
FIG. 1 is a schematic sectional view illustrating a substantial part of a solid-state imaging device and a fabrication process step therefor according to a first embodiment of the present invention, andFIG. 2 is also a schematic sectional view illustrating a substantial part of the solid-state imaging device and a fabrication process step therefor according to the first embodiment of the present invention. - A solid-state imaging device 10 according to a first embodiment of the present invention includes a semiconductor substrate of a first conductivity type, for example, an n-type silicon substrate 11, and a semiconductor well region of a second conductivity type, for example, a p-type semiconductor well region 12 is disposed on the substrate 11. A plurality of pixels 20 are two-dimensionally arrayed in the p-type semiconductor well region 12, each pixel 20 including a photodiode PD serving as a photoelectric conversion section and a transistor (not shown) for extracting signal charge accumulated in the photodiode PD. An element isolation layer 13 is disposed on the surface of the p-type semiconductor well region 12, the element isolation layer 13 electrically isolating the individual pixels 20 from each other. A p-type diffusion layer 14 is disposed in the well region 12 beneath the element isolation layer 13 so as to surround the individual charge accumulation regions, the diffusion layer 14 electrically isolating the individual pixels 20 from each other. Reference numeral 15 represents an insulating film disposed on the surface of the p-type semiconductor well region 12.
- Each photodiode PD includes the p-type semiconductor well region 12 and a first conductivity type, i.e., n-type, charge accumulation region 17 which accumulates signal-charge. In this embodiment, the photodiode PD further includes a second conductivity type p+ accumulation, layer 16 disposed on the surface of the n-type charge accumulation region 17. Such a photodiode PD constitutes a sensor having a hole accumulation diode (HAD) structure.
- In the photodiode PD, the p+ accumulation layer 16 suppresses dark current which is caused by an interface state and results in white spots. The p-type diffusion layer 14 also has a function of isolating the photodiodes PD from each other in the depth direction.
- A method for fabricating the solid-state imaging device 10 will now be described with reference to
FIGS. 1 and 2 . - First, as shown in
FIG. 1 , a p-type semiconductor well region 12 is formed on an n-type silicon substrate 11. Subsequently, using photolithography, an isolation pattern is formed by patterning on the p-type semiconductor well region 12, the isolation pattern isolating the individual pixels 20 each including a photodiode PD serving as a photoelectric conversion section, and then a p-type diffusion layer 14 is formed by performing ion implantation once or a plurality of times in the depth direction. In such a case, the dosage during the ion implantation is about 1×1012 cm−2, and the width d1 of the p-type diffusion layer 14 is about 0.05 to 10 μm. By setting the width d1 of the p-type diffusion layer 14 in the range described above and as small as allowed by the processing capability so that the width d1 is smaller than the line width d2 of the element isolation layer 13, an extension region 18 is produced in the p-type semiconductor well region 12 below the element isolation layer 13 in the place surrounded with the p-type diffusion layer 14 in each pixel, the extension region 18 substantially enlarging the charge accumulation area of the n-type charge accumulation region 17. - Subsequently, using photolithography, an element isolation pattern is formed by patterning on the surface of the p-type semiconductor well region 12, the element isolation pattern isolating the individual pixels 20 each including the photodiode PD serving as a photoelectric conversion section, and thus an element isolation layer 13, for example, composed of SiO2 is formed. Then, ions are implanted through each opening 13A of the element isolation layer 13 into the p-type semiconductor well region 12, for example, at a dosage of about 1×1012 cm−2. Thereby, an n-type charge accumulation region 17 having an area corresponding to the opening 13A is formed. Subsequently, p-type ions with a high concentration, for example, of 5×1017 cm−3 or more are implanted in the surface of the n-type charge accumulation region 17, followed by diffusion, and thereby a p+ accumulation layer 16 is formed.
- Subsequently, a solid-state imaging device 10 having a structure shown in
FIG. 1 is placed in a thermal diffusion furnace (not shown) and heated at a predetermined temperature, for example, in an atmosphere of 900° C., for a predetermined time, for example, about 10 minutes, to thermally diffuse the impurity of the n-type charge accumulation region 17 in the p-type semiconductor well region 12. Thereby, as shown inFIG. 2 , the n-type charge accumulation region 17 is enlarged in the depth direction of the photodiode PD and in a direction perpendicular to the depth direction, at least in the direction perpendicular to the depth direction of the photodiode PD so that the peripheral part of the n-type charge accumulation region 17 is in contact with or in close proximity to the p-type diffusion, layer 14 below the element isolation layer 13. Here, the term “being in close proximity” means that the re-type charge accumulation region 17 extends toward the p-type diffusion layer 14 by at least, half of the width of the extension region 18. - In the solid-state imaging device 10 and the method for fabricating the same according to the first embodiment, in the step of forming the photodiode PD serving as the photoelectric conversion section, after the charge accumulation region 17 of the photodiode PD is formed by ion implantation, the charge accumulation region 17 is allowed to extend below the element isolation layer 13 and brought in contact with or in close proximity to the diffusion layer 14. Therefore, the charge accumulation region 17 can be easily formed also below the element isolation layer 13. Consequently, it is possible to increase the charge accumulation region (area) of the photoelectric conversion section in each pixel, and the photoelectric conversion efficiency per unit pixel can be improved. Furthermore, it is not necessary to increase the impurity concentrations of impurity regions of photoelectric converting elements as has been necessary in the past, and thus it is possible to reduce occurrence of defective pixels, such as white spots.
- A solid-state imaging device and a method for fabricating the same according to a second embodiment of the present invention will be described below with reference to
FIGS. 3 and 4 . -
FIG. 3 is a schematic sectional view illustrating a substantial part of a solid-state imaging device and a fabrication process step therefor according to a second embodiment of the present invention, andFIG. 4 is also a schematic sectional view illustrating a substantial part of the solid-state imaging device and a fabrication process step therefor according to the second embodiment of the present invention. - As in the first embodiment, a solid-state imaging device 30 according to the second embodiment includes a semiconductor substrate of a first conductivity type, for example, an n-type silicon substrate 11, and a semiconductor well region of a second conductivity type, for example, a p-type semiconductor well region 12 is disposed on the substrate 11. A plurality of pixels 20 are two-dimensionally arrayed in the p-type semiconductor well region 12, each pixel 20 including a photodiode PD serving as a photoelectric conversion section. An element isolation layer 13 is disposed on the surface of the p-type semiconductor well region 12, the element isolation layer 13 electrically isolating the individual pixels 20 from each other. A p-type diffusion layer 14 is disposed in the well region 12 beneath the element isolation layer 13 so as to surround the individual charge accumulation regions, the diffusion layer 14 electrically isolating the individual pixels 20 from each other. Reference numeral 15 represents an insulating film disposed on the surface of the p-type semiconductor well region 12.
- Each photodiode PD includes the p-type semiconductor well region 12 and a first conductivity type, i.e., n-type, charge accumulation region 17 which accumulates signal charge. In this embodiment, the photodiode PD further includes a second conductivity type p+ accumulation layer 16 disposed on the surface of the n-type charge accumulation region 17. Such a photodiode PD constitutes a sensor having a HAD structure.
- In the photodiode PD, the p+ accumulation layer 16 suppresses dark current which is caused by an interface state and results in white spots. The p-type diffusion layer 14 also has a function of isolating the photodiodes PD from each other in the depth direction.
- A method for fabricating the solid-state imaging device will now be described with reference to
FIGS. 3 and 4 . - First, referring to
FIG. 3 , as in the first embodiment, a p-type semiconductor well region 12 is formed on an n-type silicon substrate 11. Subsequently, using photolithography, an isolation pattern is formed by patterning on the p-type semiconductor well region 12, the isolation pattern isolating the individual pixels 20 each including a photodiode PD serving as a photoelectric conversion section, and then a p-type diffusion layer 14 is formed by performing ion implantation once or a plurality of times in the depth direction. In such a case, the dosage during the ion implantation is about 1×1012 cm−2, and the width d1 of the p-type diffusion layer 14 is about 0.05 to 10 μm. By setting the width d1 of the p-type diffusion layer 14 in the range described above and as small as allowed by the processing capability so that the width d1 is smaller than the line width d2 of the element, isolation layer 13, an extension region 18 is produced in the p-type semiconductor well region 12 below the element isolation layer 13 in the place surrounded with the p-type diffusion layer 14 in each pixel, the extension region 18 substantially enlarging the charge accumulation area of the n-type charge accumulation region 17. - Subsequently, as in the first embodiment, using photolithography, an element isolation pattern is formed by patterning on the surface of the p-type semiconductor well region 12, the element isolation pattern isolating the individual pixels 29 each including the photodiode PD serving as a photoelectric conversion section, and thus an element isolation layer 13, for example, composed of SiO2 is formed. Then, ions are implanted through each opening 13A of the element isolation layer 13 into the p-type semiconductor well region 12, for example, at a dosage of about 1×1012 cm−2. Thereby, an n-type charge accumulation region 17 having an area corresponding to the opening 13A is formed. Subsequently, p-type ions with a high concentration, for example, of 5×1017 cm−3 or more are implanted in the surface of the n-type charge accumulation region 17, followed by diffusion, and thereby a p+ accumulation layer 16 is formed.
- Subsequently, as shown in
FIG. 4 , after the ion implantation step for forming the n-type charge accumulation region 17 is completed, the surface region of the photodiode PD corresponding to an opening 13A surrounded by the element isolation layer 13 is masked with a resist film 21. Then, ions of an impurity that is different from the impurity used, in the ion implantation for the n-type charge accumulation region 17 are implanted in an extension region 13 between the outer periphery of the n-type charge accumulation region 17 and the inner periphery of the p-type diffusion layer 14 through the element isolation layer 13. Thereby, a charge accumulation extension 19 is formed so as to be brought in contact with or in close proximity to the inner periphery of the p-type diffusion layer 14, the charge accumulation extension 19 substantially enlarging the charge accumulation area of the n-type charge accumulation region 17. Here, the term “being in close proximity” means that the charge accumulation extension 19 extends toward the p-type diffusion layer 14 by at least half of the width of the extension region 18. - In the solid-state imaging device 30 and the method for fabricating the same according to the second embodiment, in the step of forming the photodiode PD serving as the photoelectric conversion section, after the charge accumulation region 17 is formed by ion implantation, the surface region of the photodiode PD corresponding to the opening 13A surrounded by the element isolation layer 13 is masked with the resist film 21, and then ions of an impurity that is different from the impurity used for the n-type charge accumulation region 17 are implanted in the extension, region 18 facing the outer periphery of the n-type charge accumulation region 17 to form the charge accumulation extension 19 so as to be brought in contact with or in close proximity to the diffusion layer 14. Therefore, the charge accumulation region 17 can be easily formed also below the element isolation layer 13. Consequently, it is possible to increase the charge accumulation region (area) of the photoelectric conversion section in each pixel, and the photoelectric conversion efficiency per unit pixel can be improved. Furthermore, it is not necessary to increase the impurity concentrations of impurity regions of photoelectric converting elements as has been necessary in the past, and thus it is possible to reduce occurrence of defective pixels, such as white spots.
- A solid-state imaging device and a method for fabricating the same according to a third embodiment of the present invention will be described below with reference to
FIGS. 5 and 6 . -
FIG. 5 is a schematic sectional view illustrating a substantial part of a solid-state imaging device and a fabrication process step therefor according to a third embodiment of the present invention, andFIG. 6 is also a schematic sectional view illustrating a substantial part of the solid-state imaging device and a fabrication process step therefor according to the third embodiment of the present invention. - As in the first embodiment, a solid-state imaging device 40 according to the third embodiment includes a semiconductor substrate of a first conductivity type, for example, an n-type silicon substrate 11, and a semiconductor well region of a second conductivity type, for example, a p-type semiconductor well region 12 is disposed on the substrate 11. A plurality of pixels 20 are two-dimensionally arrayed in the p-type semiconductor well region 12, each pixel 20 including a photodiode PD serving as a photoelectric conversion section. An element isolation layer 13 is disposed on the surface of the p-type semiconductor well region 12, the element isolation layer 13 electrically isolating the individual pixels 20 from each other. A p-type diffusion layer 14 is disposed in the well region 12 beneath the element isolation layer 13 so as to surround the individual charge accumulation regions, the diffusion layer 14 electrically isolating the individual pixels 20 from each other. Reference numeral 15 represents an insulating film disposed on the surface of the p-type semiconductor well region 12.
- Each photodiode PD includes the p-type semiconductor well region 12 and a first conductivity type, i.e., n-type, charge accumulation region 17 which accumulates signal charge. In this embodiment, the photodiode PD further includes a second conductivity type p+ accumulation layer 16 disposed on the surface of the n-type charge accumulation region 17. Such a photodiode PD constitutes a sensor having a HAD structure.
- In the photodiode PD, the p+ accumulation layer 16 suppresses dark current which is caused by an interface state and results in white spots. The p-type diffusion layer 14 also has a function of isolating the photodiodes PD from each other in the depth direction.
- A method for fabricating the solid-state imaging device 40 will now be described with reference to
FIGS. 5 and 6 . - First, referring to
FIG. 5 , as in the first embodiment, a p-type semiconductor well region 12 is formed on an n-type silicon substrate 11. Subsequently, using photolithography, an isolation pattern is formed by patterning on the p-type semiconductor well region 12, the isolation pattern isolating the individual pixels 20 each including a photodiode PD serving as a photoelectric conversion section, and then a p-type diffusion layer 14 is formed by performing ion implantation once or a plurality of times in the depth direction. In such a case, the dosage during the ion implantation is about 1×1012 cm−2, and the width d1 of the p-type diffusion layer 14 is about 0.05 to 10 μm. By setting the width d1 of the p-type diffusion layer 14 in the range described above and as small as allowed by the processing capability so that the width d1 is smaller than the line width d2 of the element isolation layer 13, an extension region is produced in the p-type semiconductor well region 12 below the element isolation layer 13 in the place surrounded by the p-type diffusion layer 14 in each pixel, the extension region substantially enlarging the charge accumulation area of the n-type charge accumulation region 17. - Subsequently, ions are implanted at a dosage of about 1×1012 cm−2 in the surface of the p-type semiconductor well region 12 for each pixel before the formation of the element isolation layer 13, and thereby an n-type charge accumulation region 17 having dimensions capable of being in contact with or in close proximity to the inner periphery of the p-type diffusion layer 14 is formed. Subsequently, p-type ions with a high concentration, for example, of 5×1017 cm−3 or more are implanted in the surface of the n-type charge accumulation region 17, followed by diffusion, and thereby a p+ accumulation layer 16 is formed.
- Subsequently, using photolithography, an element isolation pattern is formed by patterning on the surface of the p-type semiconductor well region 12, the element isolation pattern isolating the individual pixels 20 each including the photodiode PD serving as a photoelectric conversion section, and thus an element isolation layer 13, for example, composed of SiO2 is formed on the p-type semiconductor well region 12.
- In the solid-state imaging device 40 and the method for fabricating the same according to the third embodiment, in the step of forming the photodiode PD serving as the photoelectric conversion section, prior to the formation of the element isolation layer 13, the n-type charge accumulation region 17 having dimensions capable of being in contact with or in close proximity to the inner periphery of the p-type diffusion layer 14 is formed. After the formation of the charge accumulation region 17, the element isolation layer 13 is formed. Therefore,, the charge accumulation region 17 can be easily formed also below the element isolation layer 13. Consequently, it is possible to increase the charge accumulation region (area) of the photoelectric conversion section in each pixel, and the photoelectric conversion efficiency per unit pixel can be improved. Furthermore, it is not necessary to increase the impurity concentrations of impurity regions of photoelectric converting elements as has been necessary in the past, and thus it is possible to reduce occurrence of defective pixels, such as white spots.
- In each of the first to third embodiments described above, the photodiode PD is used as the sensor having a hole accumulation diode (HAD) structure in which the p+ accumulation layer 16 is disposed on the n-type charge accumulation region 17. However, the present invention is not limited thereto. The photodiode PD may have a structure without the p+ accumulation layer 16.
- It should be understood by those skilled in the art that various modifications, combinations, sub-combinations and alterations may occur depending on design requirements and other factors insofar as they are within the scope of the appended claims or the equivalents thereof.
- In the solid-state imaging device according to the embodiment of the present invention, since the charge accumulation region of each photoelectric conversion section is disposed so as to extend below the element isolation layer and be in contact with or in close proximity to the diffusion layer, it is possible to increase the charge accumulation region (area) of the photoelectric conversion section in each pixel, and the photoelectric conversion efficiency per unit pixel can be improved. Furthermore, it is not necessary to increase the impurity concentrations of impurity regions of photoelectric converting elements as has been necessary in the past, and thus it is possible to reduce occurrence of defective pixels, such as white spots.
- In the method for fabricating a solid-state imaging device according to one of the embodiments of the present invention, in the photoelectric conversion section formation step, after the charge accumulation region of each photoelectric conversion section is formed by ion implantation, the charge accumulation region is allowed to extend below the element isolation layer and brought in contact with or in close proximity to the diffusion layer by thermal diffusion. Therefore, the charge accumulation region can be easily formed also below the element isolation layer. Consequently, it is possible to increase the charge accumulation region (area) of the photoelectric conversion section in each pixel, and the photoelectric conversion efficiency per unit pixel can be improved. Furthermore, it is not necessary to increase the impurity concentrations of impurity regions of photoelectric converting elements as has been necessary in the past, and thus it is possible to reduce occurrence of defective pixels, such as white spots.
- In the method for fabricating a solid-state imaging device according to one of the embodiments of the present invention, in the photoelectric conversion section formation step, after the charge accumulation region of each photoelectric conversion section is formed by the first ion implantation substep, the surface region of the semiconductor substrate corresponding to each charge accumulation, region surrounded with the element isolation layer is masked, and in such a state, ions of an impurity that is different from the impurity used in the first ion implantation substep are implanted in the periphery of the charge accumulation region to form a charge accumulation extension so as to be brought in contact with or in close proximity to the diffusion layer. Therefore, the charge accumulation region can be easily formed also below the element Isolation layer. Consequently, it is possible to increase the charge accumulation region (area) of the photoelectric conversion section in each pixel, and the photoelectric conversion efficiency per unit pixel can be improved. Furthermore, it is not necessary to increase the impurity concentrations of impurity regions of photoelectric converting elements as has been necessary in the past, and thus it is possible to reduce occurrence of defective pixels, such as white spots.
- In the method for fabricating a solid-state imaging device according to one of the embodiments of the present invention, in the photoelectric conversion section formation step, before the element isolation layer formation step, the charge accumulation region of each photoelectric conversion section is formed by ion implantation, and after the formation of the charge accumulation region, the element isolation layer is formed. Therefore, the charge accumulation region can be easily formed also below the element isolation layer. Consequently, it is possible to increase the charge accumulation region (area) of the photoelectric conversion section in each pixel, and the photoelectric conversion efficiency per unit pixel can be improved. Furthermore, it is not necessary to increase the impurity concentrations of impurity regions of photoelectric converting elements as has been necessary in the past, and thus it is possible to reduce occurrence of defective pixels, such as white spots.
Claims (28)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/700,649 US20170373104A1 (en) | 2005-01-05 | 2017-09-11 | Solid-state imaging device and method for fabricating same |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005-000727 | 2005-01-05 | ||
JP2005000727A JP4691990B2 (en) | 2005-01-05 | 2005-01-05 | Solid-state imaging device and manufacturing method thereof |
US11/318,176 US7420234B2 (en) | 2005-01-05 | 2005-12-23 | Solid-state imaging device and method for fabricating same |
US11/891,535 US7465598B2 (en) | 2005-01-05 | 2007-08-10 | Solid-state imaging device and method for fabricating same |
US12/335,338 US20090085142A1 (en) | 2005-01-05 | 2008-12-15 | Solid-state imaging device and method for fabricating same |
US15/700,649 US20170373104A1 (en) | 2005-01-05 | 2017-09-11 | Solid-state imaging device and method for fabricating same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/335,338 Continuation US20090085142A1 (en) | 2005-01-05 | 2008-12-15 | Solid-state imaging device and method for fabricating same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170373104A1 true US20170373104A1 (en) | 2017-12-28 |
Family
ID=36797709
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/318,176 Active 2026-01-06 US7420234B2 (en) | 2005-01-05 | 2005-12-23 | Solid-state imaging device and method for fabricating same |
US11/891,535 Active US7465598B2 (en) | 2005-01-05 | 2007-08-10 | Solid-state imaging device and method for fabricating same |
US12/335,338 Abandoned US20090085142A1 (en) | 2005-01-05 | 2008-12-15 | Solid-state imaging device and method for fabricating same |
US15/700,649 Abandoned US20170373104A1 (en) | 2005-01-05 | 2017-09-11 | Solid-state imaging device and method for fabricating same |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/318,176 Active 2026-01-06 US7420234B2 (en) | 2005-01-05 | 2005-12-23 | Solid-state imaging device and method for fabricating same |
US11/891,535 Active US7465598B2 (en) | 2005-01-05 | 2007-08-10 | Solid-state imaging device and method for fabricating same |
US12/335,338 Abandoned US20090085142A1 (en) | 2005-01-05 | 2008-12-15 | Solid-state imaging device and method for fabricating same |
Country Status (4)
Country | Link |
---|---|
US (4) | US7420234B2 (en) |
JP (1) | JP4691990B2 (en) |
CN (2) | CN1812115B (en) |
TW (1) | TWI287294B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10432641B2 (en) | 2015-09-25 | 2019-10-01 | T-Mobile Usa, Inc. | Secure data corridors |
US10432642B2 (en) | 2015-09-25 | 2019-10-01 | T-Mobile Usa, Inc. | Secure data corridors for data feeds |
US10747895B2 (en) | 2015-09-25 | 2020-08-18 | T-Mobile Usa, Inc. | Distribute big data security architecture |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4496866B2 (en) * | 2004-07-08 | 2010-07-07 | ソニー株式会社 | Solid-state imaging device and manufacturing method thereof |
JP4967237B2 (en) * | 2005-01-28 | 2012-07-04 | パナソニック株式会社 | Solid-state imaging device |
US8440495B2 (en) | 2007-03-06 | 2013-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for reducing crosstalk in image sensors using implant technology |
KR100915751B1 (en) * | 2007-11-05 | 2009-09-04 | 주식회사 동부하이텍 | Image Sensor and Method for Manufacturing Thereof |
JP5568880B2 (en) * | 2008-04-03 | 2014-08-13 | ソニー株式会社 | Solid-state imaging device, driving method of solid-state imaging device, and electronic apparatus |
JP2010050374A (en) * | 2008-08-25 | 2010-03-04 | Seiko Instruments Inc | Semiconductor device |
JP5375141B2 (en) * | 2009-02-05 | 2013-12-25 | ソニー株式会社 | Solid-state imaging device, method for manufacturing solid-state imaging device, driving method for solid-state imaging device, and electronic apparatus |
JP2013016676A (en) * | 2011-07-05 | 2013-01-24 | Sony Corp | Solid state image pickup device, manufacturing method of the same and electronic apparatus |
CN115763508B (en) | 2016-10-28 | 2024-03-19 | 索尼公司 | Light detection device |
CN110050348B (en) * | 2017-11-15 | 2024-05-14 | 索尼半导体解决方案公司 | Photodetector and method for manufacturing the same |
CN107994044A (en) * | 2017-12-15 | 2018-05-04 | 上海华力微电子有限公司 | Cmos image sensor and preparation method thereof |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6423993B1 (en) * | 1999-02-09 | 2002-07-23 | Sony Corporation | Solid-state image-sensing device and method for producing the same |
US7126102B2 (en) * | 2003-01-06 | 2006-10-24 | Canon Kabushiki Kaisha | Photoelectric conversion device and camera using photoelectric conversion device |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59208870A (en) * | 1983-05-13 | 1984-11-27 | Nec Corp | Manufacture of solid-state image pickup element |
US5396096A (en) * | 1992-10-07 | 1995-03-07 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and manufacturing method thereof |
JP2797993B2 (en) * | 1995-02-21 | 1998-09-17 | 日本電気株式会社 | Solid-state imaging device and method of manufacturing the same |
JPH09246514A (en) * | 1996-03-12 | 1997-09-19 | Sharp Corp | Amplification type solid-state image sensing device |
JPH114374A (en) * | 1997-06-12 | 1999-01-06 | Nikon Corp | Image pickup device |
JPH11186533A (en) * | 1997-12-18 | 1999-07-09 | Seiko Instruments Inc | Image sensor |
KR100278285B1 (en) * | 1998-02-28 | 2001-01-15 | 김영환 | Cmos image sensor and method for fabricating the same |
JP3457551B2 (en) * | 1998-11-09 | 2003-10-20 | 株式会社東芝 | Solid-state imaging device |
JP4282049B2 (en) * | 2002-02-28 | 2009-06-17 | キヤノン株式会社 | Semiconductor device, photoelectric conversion device, and camera |
JP3635071B2 (en) * | 2002-04-10 | 2005-03-30 | 株式会社石川食品 | Method for producing soy milk coagulated food |
JP2004165462A (en) * | 2002-11-14 | 2004-06-10 | Sony Corp | Solid-state imaging device and its manufacturing method |
JP3621400B2 (en) * | 2003-03-03 | 2005-02-16 | 松下電器産業株式会社 | Solid-state imaging device and manufacturing method thereof |
JP2004303982A (en) * | 2003-03-31 | 2004-10-28 | Matsushita Electric Ind Co Ltd | Solid-state imaging element |
JP4075773B2 (en) * | 2003-11-05 | 2008-04-16 | ソニー株式会社 | Solid-state imaging device |
JP4514188B2 (en) * | 2003-11-10 | 2010-07-28 | キヤノン株式会社 | Photoelectric conversion device and imaging device |
-
2005
- 2005-01-05 JP JP2005000727A patent/JP4691990B2/en not_active Expired - Fee Related
- 2005-12-23 US US11/318,176 patent/US7420234B2/en active Active
- 2005-12-26 TW TW094146567A patent/TWI287294B/en not_active IP Right Cessation
-
2006
- 2006-01-05 CN CN2006100513050A patent/CN1812115B/en active Active
- 2006-01-05 CN CN2009102091019A patent/CN101728409B/en active Active
-
2007
- 2007-08-10 US US11/891,535 patent/US7465598B2/en active Active
-
2008
- 2008-12-15 US US12/335,338 patent/US20090085142A1/en not_active Abandoned
-
2017
- 2017-09-11 US US15/700,649 patent/US20170373104A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6423993B1 (en) * | 1999-02-09 | 2002-07-23 | Sony Corporation | Solid-state image-sensing device and method for producing the same |
US7126102B2 (en) * | 2003-01-06 | 2006-10-24 | Canon Kabushiki Kaisha | Photoelectric conversion device and camera using photoelectric conversion device |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10432641B2 (en) | 2015-09-25 | 2019-10-01 | T-Mobile Usa, Inc. | Secure data corridors |
US10432642B2 (en) | 2015-09-25 | 2019-10-01 | T-Mobile Usa, Inc. | Secure data corridors for data feeds |
US10747895B2 (en) | 2015-09-25 | 2020-08-18 | T-Mobile Usa, Inc. | Distribute big data security architecture |
Also Published As
Publication number | Publication date |
---|---|
JP2006190769A (en) | 2006-07-20 |
JP4691990B2 (en) | 2011-06-01 |
US20070292984A1 (en) | 2007-12-20 |
TWI287294B (en) | 2007-09-21 |
CN101728409A (en) | 2010-06-09 |
CN1812115B (en) | 2010-06-02 |
CN1812115A (en) | 2006-08-02 |
US7420234B2 (en) | 2008-09-02 |
US20060197113A1 (en) | 2006-09-07 |
TW200701444A (en) | 2007-01-01 |
CN101728409B (en) | 2013-05-15 |
US20090085142A1 (en) | 2009-04-02 |
US7465598B2 (en) | 2008-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20170373104A1 (en) | Solid-state imaging device and method for fabricating same | |
US7351598B2 (en) | Solid-stage image pickup device and method for producing the same | |
US7524695B2 (en) | Image sensor and pixel having an optimized floating diffusion | |
JP5442100B2 (en) | Method for manufacturing photoelectric conversion device | |
US7598136B2 (en) | Image sensor and related fabrication method | |
US20100109060A1 (en) | Image sensor with backside photodiode implant | |
US20100314667A1 (en) | Cmos pixel with dual-element transfer gate | |
US20080121951A1 (en) | Cmos image sensor process and structure | |
KR100659382B1 (en) | Image sensor and method for manufacturing of the same | |
US7776638B2 (en) | Two epitaxial layers to reduce crosstalk in an image sensor | |
US20050253214A1 (en) | Solid-state imaging device | |
JP2003101004A (en) | Solid-state image pickup device and manufacturing method therefor | |
US20080157256A1 (en) | Cmos image sensor and method of manufacturing thereof | |
JP4561328B2 (en) | Solid-state imaging device and manufacturing method thereof | |
JP2000174250A (en) | Solid state image pickup element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STCV | Information on status: appeal procedure |
Free format text: NOTICE OF APPEAL FILED |
|
STCV | Information on status: appeal procedure |
Free format text: APPEAL BRIEF (OR SUPPLEMENTAL BRIEF) ENTERED AND FORWARDED TO EXAMINER |
|
STCV | Information on status: appeal procedure |
Free format text: EXAMINER'S ANSWER TO APPEAL BRIEF MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: TC RETURN OF APPEAL |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |