[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US20130014799A1 - Nanostructure and photovoltaic cell implementing same - Google Patents

Nanostructure and photovoltaic cell implementing same Download PDF

Info

Publication number
US20130014799A1
US20130014799A1 US11/466,416 US46641606A US2013014799A1 US 20130014799 A1 US20130014799 A1 US 20130014799A1 US 46641606 A US46641606 A US 46641606A US 2013014799 A1 US2013014799 A1 US 2013014799A1
Authority
US
United States
Prior art keywords
recited
array
photovoltaic
nanocables
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11/466,416
Other versions
US8344241B1 (en
Inventor
Ruxandra Vidu
Brian Argo
John Argo
Pieter Stroeve
Jie-Ren Ku
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of California
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US11/466,416 priority Critical patent/US8344241B1/en
Application filed by Individual filed Critical Individual
Assigned to Q1 NANOSYSTEMS, INC. reassignment Q1 NANOSYSTEMS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: STROEVE, PIETER, ARGO, BRIAN, ARGO, JOHN, VIDU, RUXANDRA
Assigned to STROEVE, PIETER reassignment STROEVE, PIETER ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: Q1 NANOSYSTEMS CORPORATION
Assigned to THE REGENTS OF THE UNIVERSITY OF CALIFORNIA reassignment THE REGENTS OF THE UNIVERSITY OF CALIFORNIA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: STROEVE, PIETER
Assigned to REGENTS OF THE UNIVERSITY OF CALIFORNIA, THE reassignment REGENTS OF THE UNIVERSITY OF CALIFORNIA, THE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KU, JIE-REN
Priority to US13/720,142 priority patent/US20130186452A1/en
Priority to US13/720,168 priority patent/US8877541B2/en
Publication of US8344241B1 publication Critical patent/US8344241B1/en
Application granted granted Critical
Publication of US20130014799A1 publication Critical patent/US20130014799A1/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0352Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
    • H01L31/035209Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions comprising a quantum structures
    • H01L31/035227Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions comprising a quantum structures the quantum structure being quantum wires, or nanorods
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y30/00Nanotechnology for materials or surface science, e.g. nanocomposites
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00Manufacture or treatment of nanostructures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0216Coatings
    • H01L31/02161Coatings for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/02167Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0224Electrodes
    • H01L31/022408Electrodes for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/022425Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0352Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0352Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
    • H01L31/035272Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions characterised by at least one potential jump barrier or surface barrier
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/042PV modules or arrays of single PV cells
    • H01L31/043Mechanically stacked PV cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/052Cooling means directly associated or integrated with the PV cell, e.g. integrated Peltier elements for active cooling or heat sinks directly associated with the PV cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/054Optical elements directly associated or integrated with the PV cell, e.g. light-reflecting means or light-concentrating means
    • H01L31/0547Optical elements directly associated or integrated with the PV cell, e.g. light-reflecting means or light-concentrating means comprising light concentrating means of the reflecting type, e.g. parabolic mirrors, concentrators using total internal reflection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/054Optical elements directly associated or integrated with the PV cell, e.g. light-reflecting means or light-concentrating means
    • H01L31/056Optical elements directly associated or integrated with the PV cell, e.g. light-reflecting means or light-concentrating means the light-reflecting means being of the back surface reflector [BSR] type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/068Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/52PV systems with concentrators
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/547Monocrystalline silicon PV cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00Nanotechnology
    • Y10S977/70Nanostructure
    • Y10S977/762Nanowire or quantum wire, i.e. axially elongated structure having two dimensions of 100 nm or less
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00Nanotechnology
    • Y10S977/84Manufacture, treatment, or detection of nanostructure
    • Y10S977/89Deposition of materials, e.g. coating, cvd, or ald
    • Y10S977/891Vapor phase deposition
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00Nanotechnology
    • Y10S977/902Specified use of nanostructure
    • Y10S977/932Specified use of nanostructure for electronic or optoelectronic application
    • Y10S977/948Energy storage/generating using nanostructure, e.g. fuel cell, battery
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/12All metal or with adjacent metals
    • Y10T428/12993Surface feature [e.g., rough, mirror]
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/29Coated or structually defined flake, particle, cell, strand, strand portion, rod, filament, macroscopic fiber or mass thereof
    • Y10T428/2913Rod, strand, filament or fiber
    • Y10T428/2973Particular cross section
    • Y10T428/2978Surface characteristic

Definitions

  • This invention pertains generally to nanotechnology and particularly to nano-scale structures and processes for making these structures.
  • a typical solar electricity system includes the following components solar panels, charge controller, inverter, and often batteries.
  • a typical solar panel often referred to as a photovoltaic (PV) module, consists of a one or more interconnected PV cells environmentally sealed in protective packaging consisting of a glass cover and extruded aluminum casing.
  • PV photovoltaic
  • the PV cell ma be a p-n junction diode capable of generating electricity in the presence of sunlight. It is often made of crystalline silicon (e.g., polycrystalline silicon) doped with elements from either group 13 (group III) or group 15 (group V) on the periodic table. When these dopant atoms are added to the silicon, they take the place of silicon atoms in the crystalline lattice and bond with the neighboring silicon atoms in almost the same way as the silicon atom that was originally there. However, because these dopants do not have the same number of valence electrons as silicon atoms, extra electrons or “holes” become present in the crystal lattice.
  • crystalline silicon e.g., polycrystalline silicon
  • group III group III
  • group V group 15
  • the electrons Upon absorbing a photon that carries an energy that is at least the same as the band gap energy of the silicon, the electrons become free. The electrons and holes freely move around within the solid silicon material, making silicon conductive. The closer the absorption event is to the p-n junction, the greater the mobility of the electron-hole pair.
  • Crystalline silicon comes in three categories; single-crystal silicon, polycystalline silicon, and ribbon silicon. Solar cells made with single or monocrystalline wafers have the highest efficiency of the three, at about 20%. Unfortunately, single crystal cells are expensive and round so they do not completely tile a module. Polycrystalline silicon is made from cast ingots. They are made by filling a large crucible with molten silicon and carefully cooling and solidifying them. The polycrystalline silicon is less expensive than single crystal, but is only about 10-14% efficient depending on the process conditions and resulting imperfections in the material. Ribbon silicon is the last major category of PV grade silicon it is formed by drawing flat, thin films from molten silicon, and has a polycrystalline structure. Silicon ribbons efficiency range of 11-13% is also lower than monocrystalline silicon due to more imperfections. Most of these technologies are based on wafers about 300 ⁇ m thick. The PV cells are fabricated then soldered together to form a module.
  • multi junction solar cells which is expected to deliver less than 185% efficiency in actual use.
  • the process and materials to produce multifunction cells are enormously expensive. Those cells require multiple gallium/indium/arsenide layers. The best is believed to be a sextuple-junction cell.
  • Current multijunction cells cannot be made economical for large-scale applications
  • nanotechnology A promising enabler of PV cells and other technology is nanotechnology.
  • the minute conductors may not be able to withstand their own formation, much less subsequent processing conditions or conditions of use in the end product.
  • the metal forming the nanoconductors may be soft, making it prone to bending or breaking during application of additional layers.
  • a photovoltaic structure includes an array of photovoltaic nanostructures, and a photovoltaic device, the photovoltaic device being at least semi-transparent.
  • the array is positioned relative to the photovoltaic device such that light passing through the photovoltaic device strikes the array.
  • the array of photovoltaic nanostructures is arranged in a brush configuration. Axes of the photovoltaic nanostructures may be tilted from a direction normal to the array.
  • the photovoltaic device is a planar photovoltaic structure.
  • the photovoltaic device is a second array of photovoltaic nanostructures.
  • the first and second arrays of photovoltaic nanostructures may be arranged in a brush configuration, wherein a height of the photovoltaic nanostructures in the first array is different than an average height of the photovoltaic nanostructures in the second array in one embodiment, the photovoltaic nanostructures of the first array have the same composition as the photovoltaic nanostructures of the second array. In another embodiment, the photovoltaic nanostructures of the first array have a different composition than the photovoltaic nanostructures of the second array.
  • the photovoltaic nanostructures of the first array may comprise an organic material, wherein the photovoltaic nanostructures of the second array comprise inorganic materials.
  • the photovoltaic nanostructures of the first array comprise, inorganic materials, wherein the photovoltaic nanostructures of the second array comprise inorganic materials.
  • the nanostructures of the second array may be coated with at least one high hands material, and the nanostructures of the first array are coated with at least one low bandgap material.
  • a nanostructure according to one embodiment of the present invent on includes an array of nanocables extending from a substrate, the array of nanocables being formed using a template, an insulating layer extending along the substrate, and at least one layer overlaying the nanocables.
  • the nanocables may be elongated.
  • the template may be partially removed. At least a portion of the template may form the insulating, layer.
  • the nanocables may have substantially uniform peripheries.
  • the template may be a membrane.
  • the at least one layer may be electroplated, may be formed by chemical vapor deposition and etching, etc.
  • a nanostructure according to yet another embodiment of the present invention includes a nanocable having a rough outer surface and a solid core.
  • a method for creating a nanostructure includes depositing material in a template for forming an array of nanocables, removing the template, forming an insulating layer between the nanocables, and forming at least one layer over the nanocables.
  • the at least one layer may be formed by electroplating.
  • the at least one layer may be formed by chemical vapor deposition, while etching may be used to expose the insulating layer.
  • the at least one layer may create a photovoltaically active p-n junction.
  • a method for creating a nanostructure includes depositing material in a template for forming an array of nanocables, removing only a portion of the template such that the template forms an insulating layer between the nanocables, and forming at least one layer over the nanocables.
  • the at least one layer is formed by electroplating, chemical vapor deposition, etc.
  • the at least one layer may create a photovoltaically active p-n junction.
  • a method for creating a nanostructure includes depositing material in a template for forming an array of pillars, removing the template, forming at least one layer over the pillars such that the pillars are covered by the at least one layer, and depositing a metal contact over the at least one layer such that the at least one layer is covered by the metal contact.
  • a method for creating a reinforced nanostructure includes forming a nanotube of a first material in a template, forming a nanocable of a second material in the nanotube, and at least partially removing the template.
  • the first material is more rigid than the second material.
  • the first material has a higher heat resistance than the second material.
  • a method for creating a reinforced nanostructure includes forming a nanotube of a first material in a template, forming a nanocable of a second material in the nanotube, removing the nanotube from between the template and the nanocable, depositing a reinforcing layer between the template and the nanocable, and at least partially removing the template.
  • a method for creating an array of nanotubes having a defined width perpendicular to an axis thereof includes forming a nanotube of a polymeric material in a template, forming a nanocable of a second material in the nanotube, at least partially removing the template, and at least partially removing the polymeric material.
  • a method for creating a nanocable with a rough outer surface includes plating a thin film of metal over the surface of a metallic nanocable such that the metal forms alloys with the nanocable at the surface of the nanocable, and removing the metal from the surface of the nanocable, wherein the outer surface of the nanocable is rough upon removal of the metal.
  • a method for creating a nanocable through etching a membrane on a conductor includes depositing material in a template for forming: an array of nanocables, removing the template, forming an insulating layer between the nanocables, and forming at least one layer over the nanocables.
  • one embodiment of the invention includes a method of forming conductive hanostructures.
  • the method allows a precise control of radial and vertical dimensions of the conductive core and semiconductor coating(s).
  • the resulting nanostructure is known as a nanocable.
  • nanocable arrays can be molded into any number of geometries, and then made rigid. Nanocable arrays may be made flexible, if desired. Nanocable arrays made according to the invention have improved electrical junctions, improved reliability, and improved performance.
  • the invention is a PV structure that overcomes many limitations of current PV cell designs.
  • the PV cell disclosed herein all photon absorption events occur near the p-n junction for maximum efficiency.
  • Light is diluted up to several orders of magnitude to reduce hot spots throughout the cell.
  • the design can reduce back reflection of photovoltaic cells to less than 1%, and reduces the quantities of scarce materials needed to produce a photovoltaic cell.
  • Nanocable semiconductor layers ma be tuned to be spectrally selective of different light wavelengths to further increase performance.
  • the PV cell overall reduces the cost unit area for most photovoltaic materials and increases high output industrial power.
  • the invention is a method of enhancing the structural soundness of a nanocable structure having a metal nanocable.
  • the nanocable is made of a “soft” metal such as gold or copper
  • the nanocable ma be coated with a harder metal or compound for structural reinforcement.
  • Metals can also be deposited as alloys to increase the hardness of the nanocable.
  • the invention includes a method of using organic polymer thin films to precisely control the dimensions of a nanocable.
  • One or more organic polymer thin films may be deposited on the inner wall of a pore in a membrane that is used to produce the nanocable, so that when the nanocable material fills the remaining space in the pore, its dimensions will be precisely controlled by the thickness of the polymer layers.
  • the invention includes a method of forming nanoporous nanostructures. Using surface alloying, nanostructure surface may be changed from smooth to rough. Nanoporous or nano-rough nanostructure obtained by this method is more robust because the nanoporous layer is confined to a few monolayers in the surface (not the entire bristle volume) and still maintains a plain metallic core.
  • the invention is a method for creating an integrated nanostructured device—the nanocable array—where the individual elements—the nanocables—are insulated from one another.
  • Each individual structure is a singular device.
  • FIG. 1 is a perspective view of an exemplary solar brush that may be used to implement solar panels with improved efficiency.
  • FIG. 2 is a side cross-section of the solar brush.
  • FIGS. 3A and 3B are cross-sectional views of embodiments of the solar brush having a layered structure.
  • FIG. 3C is a cross-sectional view of a solar brush embodiment employing a thin film planar device as a filter.
  • FIG. 4 is a top view of the solar brush showing the tops of the bristles.
  • FIGS. 5A-5H illustrate an exemplary method for fabricating the solar brush.
  • FIGS. 6A-6F illustrate an alternative method for fabricating the solar brush
  • FIGS. 7A-7H illustrate a hard-metal reinforcement process that may be used to strengthen fragile nanocables.
  • FIG. 8 is a flowchart summarizing the steps of the hard-metal reinforcement process of FIGS. 7A-7H .
  • FIGS. 9A-9H illustrate a dimension-controlling process for forming the nanocables.
  • FIG. 10 is a flowchart summarizing the steps of the dimension-controlling process of FIGS. 9A-9H .
  • FIG. 11A-11I illustrate the carbon jacket process for producing organic nanocables.
  • FIG. 12 is a flowchart summarizing the steps of the carbon jacket process of FIGS. 11A-11I .
  • FIG. 13 A-E illustrates the insulator etching process.
  • FIG. 14 shows the solar brush encapsulated in an optical casing for protection.
  • FIG. 15 is a graph showing a potential power generation for a planar solar cell.
  • Embodiments of the invention are described herein in the context of solar cells. However, it is to be understood that the particular application provided herein is just an exemplary application, and the nanocable arrangement of the invention is not limited to the application or the embodiments disclosed herein.
  • This disclosure also relates to nano arrays of thin film solar cells.
  • Solar modules constructed using thin film systems tend to use a single larger single plane thin films solar cell, rather than an array of smaller interconnected nano-scale solar cells.
  • the entire module can use a laser scribe to mark individual cells, h is important to note nano systems will be processed differently than current technology thin ti ms.
  • Four main thin film material system types are amorphous silicon (A-Si), copper indium selenide (CuInSe 2 commonly referred to as CIS), copper indium gallium selenide (CuIn x Ga 1-x Se x ) commonly referred to as CIGS), and CdTe/CdS.
  • A-Si films are typically fabricated using plasma enhanced chemical vapor deposition (PE-CVD).
  • nanocable denotes any donated body whose one dimension (e.g. diameter or width) is of nanoscale size and the other dimension is larger, potentially much larger.
  • a nanocable may be fabricated with dissimilar materials, either as a core rod or wire that is laterally enveloped by one or more layers of material(s), as a nanotube that is filled with one or more layers of material(s), or as a single structure of one material. Nanocables are also referred as nanorod s or nanowires or filled nanotubes. The flinch on al element of the nanocable in each case is the interface(s) between the two (or more) materials. In various alternative configurations and modes of growth, a succession of layers of different materials, alternating materials or different thicknesses of materials can be deposited to form nested cylinder nanocables.
  • photovoltaically active p-n junction denotes any p-n junction with an adequate p-layer and n-layer thickness to generate electricity.
  • FIG. 1 is a perspective view of an exemplary solar brush 10 that may be used to implement solar cells with improved efficiency.
  • the solar brush 10 has a substrate 12 , a first conductive layer 14 , an insulator layer 16 , a second conductive layer 18 , and a plurality of bristles 20 .
  • the bristles 20 are shown to be cylindrically-shaped in the particular embodiment, they may be of any other shape including but not limited to cones, rectangular, domes, or more complex geometries such as branched bristles etc.
  • Each of the bristles 20 has a nanocable extending through its center, and layers of semiconductor around the nanocable. Bristles may protrude vertically from the substrate or may protrude at angles.
  • Bristles protruding at angles may increase the amount of semiconductor materials exposed to the sun when the sun is directly overhead and may improve internal reflections.
  • Bristles can be modified to be smooth or hairy. Hair bristles may improve light absorption efficiency by further increasing the surface area or improving internal reflections.
  • Various shapes can be obtained using asymmetric pore membranes.
  • One or more electrically conductive strips 33 may extend across the array or portion thereof to assist in carrying electricity away from the array, thereby improving the overall efficiency of the brush. The efficiency gains are more pronounced in larger arrays. Such strips 32 are preferably very thin to block minimal light.
  • FIG. 2 is a side cross-section of the solar brush 10 with a metal nanocable.
  • each of the bristles 20 has a nanocable 22 extending through its core.
  • the allocable 22 is typically a p-layer conductor, and extends through the insulating layer 16 to electrically connect with the first conductive layer 14 .
  • a p-type semiconductive layer 24 of a sufficient thickness surrounds the nanocable 22
  • an n-type semiconductive layer 26 of sufficient thickness is coated on the p-type semiconductive layer 24 to create a photovoltaically active p-n junction in each of the bristles 20 .
  • An n-layer conductor is deposited on the tops of the bristles 20 and the insulating layer 16 to form the second conductive layer 18 .
  • FIG. 2 five cylindrical shell solar brush PV cells are shown.
  • the photon passes slightly off-center of the shell it has the potential to come into contact with as many as the equivalent of 10 p-type layers (the layer where the solar event takes place) in this brush design. If the p-layer conductor is sufficiently small most of the photons will pass through five thicker layers, in the actual case, the solar brush, with millions of bristles per cm 2 , would effectively approach the efficiency of 100% of all usable photon energy.
  • the substrate 12 may be a conductive material or a nonconductive material (coated with a conductive material), rigid or flexible.
  • the substrate 12 could be glass, doped silicon, diamond, metal, polymer, ceramics, or a variety of composite materials. Thin metal foil or certain polymers can be used where flexibility is desired. Structural integrity of the nanocable will vary with material choices.
  • a flexible substrate material could be used if attached to a rigid or semi-rigid surface.
  • the molded surface/flexible membrane may be of particular help when PV cells are desired for an aerodynamic surface such as an airplane part, the roof of a car, the surface of other vessels or portable devices.
  • Each of the bristles 20 is a discrete nanoscale PV cell. Compared to conventional flat PV cells design where only a single “xy” planar surface is exposed to light, the solar brush 10 has an “xyz” or a three-dimensional surface. Thus, for a given volume, the solar brush 10 has a useful surface area that can be several times to thousands of times greater than the “xy” surface area of conventional PV cells. The area between solar bristles 20 could be sufficiently wide as to make the brush absorptive to the majority of photons. Additionally, the bristles may be thin enough to be partially transparent. This effective transparency and bristle spacing would increase effective energy generation to happen from sunrise to sunset while flat PV cells work optimally when the sun is straight above the PV surface.
  • the weight per kilowatt generated would be many times lower. This would allow use in small applications such as charging electronic devices (cell phone, computer, PDA, etc.), use in medium scale applications such as light weight roof-top energy for industrial and agricultural power generation, and use in large applications such as a light weight energy source for transportation (automobile, aircraft, barges).
  • the efficiency of the cell would also enable improved power generation in low light conditions.
  • the wide range of spectrum adsorption may also generate power from infra-red light at night time.
  • Another advantage of using nanocable structures is that the p-n junction associated with each nanocable has a smooth interface that results in a sharper junction. The smoothness is improved at nanoscale as the roughness (measured as rms-root mean square for instance) increases as the scale increases.
  • the axes of the bristles 20 are oriented normal (perpendicular) to the plane of the array in the drawings, the axes of the bristles may be tilted slightly (a few degrees from normal) or pronouncedly (e.g., 40-89 degrees).
  • a tilted configuration may be desirable is to reduce unimpeded penetration of light into the array when the light is traveling in a direction normal to the array.
  • FIG. 3A is a perspective view of the solar brush 10 having a layered structure.
  • the structure in FIG. 3A has a layer A and a layer 13 , with each layer having a substrate 12 a , 12 b , the first conductive layer (not shown), the insulator layer (not shown), the second conductive layer (not shown), and bristles 20 a , 20 b .
  • the substrates 12 a , 12 b , the first conductive layers, the insulator layers, and the second conductive layers of one or both layers may be at least semi-transparent so that light can travel between the layers A and/or B.
  • the bristles 20 do not have to be as densely arranged as in the single-layer structure to achieve the same efficiency.
  • the layered structure can be made using cruder, and therefore less expensive, equipment than the single-layered structure with densely arranged bristles 20 .
  • FIG. 3A has two layers of approximately the same bristle height, this is not a limitation of a layered brush structure.
  • Photovoltaic cells with layered brush structures can contain as many layers as desired to generate the desired efficiency and power.
  • the layered brush structure can also be used to increase photovoltaic cell efficiency by using a high- and low-band gap material and semiconductor thicknesses tuned for spectral selection.
  • a high band gap material can be used to coat the upper photovoltaic brush, and the low band gap material can be used to coat the lower photovoltaic brush.
  • the upper material would convert higher-energy light to electricity and dissipate much heat.
  • the lower material could convert lower-energy light. This would increase both the efficiency and the life span of the lower brush A.
  • the layered structure does not need to be made of the same material or by the same process.
  • the upper brush could be produced using a conductive/transparent core of silicone and a silicone substrate made from photolithography and chemical vapor deposition and the lower brush made with organic dye technology.
  • the base may be made from an anodized aluminum template, carbon nanojacket, and wet polymer process.
  • the layers may or may not have the same dimensions and/or composition.
  • the design need not be limited to two types of photovoltaic cells. A multitude of cells can be included with a multitude of photovoltaic materials so long as each cell has adequate transparency for light to reach the cell below.
  • FIG. 38 is a side view of another layered structure wherein the average brush heights are different in the two layers.
  • the embodiment of FIG. 3B illustrates that there can be structural differences between the two layers.
  • FIG. 3C illustrates that a transparent thin film planar device can also be employed as a filter over a brush layer if desired.
  • Thin, minimal reflectance metals such as gold may be layered along with the n- and p-layers to conduct the current so further gains in efficiency might be achieved.
  • One benefit over current technology is, as previously mentioned, that the maximum efficiency for a given material can be achieved.
  • Another potential benefit may be achieved by layering material with different band gaps (energies required to excite electrons).
  • the idea is to have a high band gap material such as GaAs (max efficiency ⁇ 20%, band gap ⁇ 1.4 eV) or CdTe (max efficiency ⁇ 30%; band gap ⁇ 1.6 eV) at the tip of the bristle and a reduced band gap material further down the bristle such as CIS or CIGS type PV material further down (max efficiency of ⁇ 24%, band gap ⁇ 0.8 eV).
  • Photons with low energy will not react with high band gap material but will be available to react with low band gap material further down the bristle at further penetration depths.
  • the solar brush PV cell design could also be a multijunction cell and is a superior architecture for such.
  • a flexible nanopore substrate can be used as the substrate 12 for deposition of metal.
  • the substrate 12 could be a membrane applied to or constructed on a thin conductive sheet, and may be made into any desired shape. After metal deposition in the membrane pores occurs, the bristles 20 are formed. While other PV tapes and films have XY flexibility and strength, they are limited and no other technology allows for XYZ design of a rigid or flexible long lasting solar cell.
  • the varied geometry of the solar brush allows the PV cells to be optimized for solar exposure from a fixed location, optimal aesthetic appeal, and minimal aerodynamic drag for transportation applications. Specific geometries combined with reflective substrates can effectively produce a combined PV film and solar concentrator.
  • One configuration is to use a Si thin film.
  • Other configurations include CdTe/CdS (CdTe/CdS/SnO 2 /Indium Tin Oxide(ITO)/glass), GaAs/GaInP, CuInGaSe 2 , Cu(In x Ga 1-x )(S, Se) 2 , CuIn 1-x Ga x Se 1-y S y , CGSe/CdS, CuIn x Ga 1-x Te 2 /n-InSe.
  • CdS/CIGS interface ZnS/CIGS, Cu 2 S—CdS, CuInS 2 or a mix of Cu x S, CuInS 2 and CuIn 5 S 8 , Cu(In, Ga)Se 2 /CdS, CIS/In 2 Se 3 , InN, CIS/In 2 Se 3 , ZnS x Se 1-x .
  • GaInP/GaAs, GaInP/GaAs/Ge, GaAs/CIS, a-Si/CIGS (a-Si is amorphous Si/hydrogen alloy), FeS 2 , Cu 2 O, ITO/a-CNx (Al Schottky thin-film carbon nitride solar cells), and MoS 2 based solar cells or more general: MX2 (M Mo, W; X ⁇ S, Se) thin films with Ni and Cu additives layers may be used as well.
  • An Al 2 O 3 layer ma be used as a diffusion barrier with the CuInGaSe 2 type PV cells.
  • the manufacturing step may include heat annealing at high temperatures to allow for the consolidation of polycrystalline deposits to form a single crystal material or improve the structural integrity and regularity or geometry of the materials.
  • heat annealing at high temperatures to allow for the consolidation of polycrystalline deposits to form a single crystal material or improve the structural integrity and regularity or geometry of the materials.
  • single crystalline growth of layers should be favored by slow growth of the layers at moderate temperatures.
  • Single crystalline deposits are important for optimum electron transport and photon absorption.
  • Deposition of the various materials can include chemical vapor deposition, solution phase deposition, electrochemical deposition, electrochemically induced sol gel deposition, electrochemical atomic layer epitaxy, electroless deposition, e-beam evaporation, sol-gel with electrophoresis or centrifugation, electron beam lithography, scanned probe lithography, pressure injections, polymerization and electropolymerization, and pyrolytic decomposition.
  • Nanocables can also be grown from catalyst sites from chemical vapor deposition, wet or dry etched from a substrate, etc.
  • FIG. 4 is a top view of the solar brush 10 showing the tops of the bristles 20 .
  • the tops of the bristles 20 have a combined area of which is calculated as ⁇ (D/2) 2 ⁇ wherein D is the diameter of the bristle and ⁇ is the cable density (number of cables/unit area).
  • the total area (A total ) of the PV cell is W ⁇ L.
  • the area of the gaps between the bristles can then be calculated using the following formula:
  • a total A top +A gap
  • the minimum PV bristle diameter D is about 220 nm.
  • D nanocable 150 nm
  • the minimum PV bristle optical thickness is about 320 nm.
  • the physical diameter of the bristles 20 will be 100-500 nm larger than the diameter of the nanocable 22 , but these numbers should be used for the optical diameter calculations because the outer shell is transparent. The optical diameter is used for calculating the solar efficiency, and the physical diameter is used for determining process limits.
  • One preferred density ( ⁇ ) range for nanocables is:
  • Optical spacing, S is given by the following:
  • the areas of the top of the PV bristles (A top ) as well as areas between the bristles (A gap ) are determined. Table 1 shows that majority of the planar surface area lies within the gaps of the PV cell, not the bristle tops. However, there are design points that have significant levels of top surface area.
  • Planar area and mass per area are crucial to determine back reflection. For planar cells, reflection bounces much of the light out of the PV cell before it has a chance to be absorbed and generate electricity. However, back reflection can benefit the planar cell by bouncing the light off of the back of the cell to give the cell two opportunities to absorb photons from the same stream of light. However, while the back reflection increases the number of absorptive events in the planar cell, it also increases the amount of heat generated per unit volume. In the case of the solar brush 10 , only a fraction of the photons that hit the bristle tops can reflect away from the PV cell.
  • the depth and areas of penetrated light are also calculated. This is a measure of how uniformly the light can be dispersed throughout the PV brush.
  • the penetration of light is governed by the following formula:
  • the thickness or bristle height is related to the maximum penetration.
  • the average penetration for a light stream in many cases would be about 0/2.
  • ⁇ approaches 90° the bottom of the cell could be theoretically flooded with light.
  • this flooding effect is minimal or nonexistent because the light is affected by irregularities in the bristle geometry and can be eliminated by tilting the bristles slightly.
  • Table 2 shows how deep the light penetrates and what fractional area is used on a first pass by dividing T pen by T, which is the total bristle height. This is a measure of how much the initial light is being diluted. More dilute light leads to lower maximum temperatures or fewer hot spots in the cell, resulting, in improved overall efficiency.
  • the total PV absorption area is much greater for the sides of the bristles 20 than for the tops is the surface area available by PV brush which is given by:
  • a cell T ( ⁇ )( D ⁇ / 2)
  • T is the height of the cable
  • D is the optical diameter of the PV bristle
  • is the number of bristles per unit area. The quantity is divided by 2 because it is assumed that most light absorption will come from the sun which is shining on half of the cell at one time. There will be significant absorption events from scattered light as well, but the majority of photons conic directly from the sun.
  • Table 3 summarizes some calculations, and shows that the PV cell surface area increases rapidly with denser cell spacing and bristle height, “Cell spacing” is measured from the center of one bristle to the center of its neighboring bristle.
  • PV Brush Area Calculations PV Cable A cell Cell Height Diameter Density (m 2 Brush/m 2 Spacing ( ⁇ m) (nm) (#/cm 2 ) planar) (nm) 50 220 10 6 0.17 9780 100 220 10 6 0.35 9780 50 220 10 8 17.28 780 100 220 10 8 34.56 780 50 220 5 ⁇ 10 8 86.40 227 100 220 5 ⁇ 10 8 172.80 227 50 320 10 6 0.25 9680 100 320 10 6 0.50 9680 50 320 10 8 25.13 680 100 320 10 8 50.27 680
  • the penetration area is proportional to the penetration depth, as shown by the following formula:
  • Dilution PV Cable Cell times Height Diameter Density Spacing original ( ⁇ m) (nm) (#/cm 2 ) (nm) area) 50 220 5 ⁇ 10 8 227 15.23 100 220 5 ⁇ 10 8 227 30.47 50 320 10 8 680 4.43 100 320 10 8 680 8.86
  • FIGS. 5A-5H illustrate an exemplary method for preparing the solar brush 10 including a metal substrate and bristles of CdTe and CdS.
  • a substrate is prepared by sonicating with ultra pure water (e.g., 18 M ⁇ ) and ethanol in an alternating manner.
  • ultra pure water e.g. 18 M ⁇
  • a metal substrate may be sonicated with ultra pure valor for 10 minutes, then with pure ethanol for 10 minutes, and this water-ethanol cleaning cycle may be repeated two more times.
  • the cycle may be performed more or less than three times and/or art initial detergent-water, acid-water cleaning, or NaOH/NaCN/detergent electropolish process could be added.
  • the type and amount of cleaning that is appropriate will be a function of how clean the substrate 12 is to begin with and the type of material the substrate 12 is made of.
  • the substrate 12 may be a conductive material metal) or a nonconductive material (e.g., glass or polymer) that is coated with a conductive layer.
  • FIG. 5B illustrates the substrate 12 coated with the first conductive layer 14 that serves as the p-layer conductor in the PV cell.
  • the first conductive layer 14 may be any well-known conductive material deemed suitable by a person skilled in the art, including but not limited to gold, copper, nickel, molybdenum, iron, aluminum, doped silicon, and silver.
  • a 500-nm layer of gold is evaporated on a glass substrate at 0.2 ⁇ /s using an electron beam evaporator at a pressure under 5 ⁇ 10 ⁇ 6 mbar at room temperature.
  • electroless plating is used with copper salts or Na 3 AuSO 3 dissolved in 50 mM H 2 SO 4 .
  • the surface of the first conductive layer 14 is rinsed with ultra-pure water (e.g. for 1 minute), rinsed with ethanol, and dried with nitrogen.
  • FIG. 5C illustrates a template 30 that may be used to form the bristles 20 .
  • the template 30 may be a membrane or porous structure that can be constructed on a conductive base, or the template 30 may be any of the commercially available nano-porous or micro-porous membranes, such as, for example, those made by Whatman Corporation under the trade names Nucleopore®, Anodisc® or and Black Cyclopore®.
  • Track-etched membranes that have pore sizes in the range of 10 nm-5 ⁇ m are particularly useful. These track-etched membranes are typically made from polyethyleneterephthalate (PET) or polycarbonate (PC). Membranes may also be partially etched to deliver conical nanocables.
  • PET polyethyleneterephthalate
  • PC polycarbonate
  • Conical nanocables are thought to be significantly stronger than cylindrical nanocables but can be processed in a nearly identical way to the cylindrical nanocable.
  • Selection of the membrane 30 depends on the particulars of the PV cell that is being fabricated. Different pin combinations have different thickness requirements and therefore different cable size requirements.
  • the membrane 30 is cleaned and air bubbles expelled from the pores by submerging the membrane 30 in methanol and sonicating for 5 minutes.
  • FIG. 5D illustrates the membrane 30 connected to the substrate 12 that has been coated with the first conductive layer 14 .
  • a TiO 2 solution can be used as a conductive glue to fix the membrane to the surfaces.
  • the membrane can be fixed using a Radionics Silver Conductive Paint®. Some substrates require no adhesion. The membrane is simply placed on top of the substrate provided there is good surface contact. Alternatively, the membrane could be attached to the surface with a clamp, using ultrasonic welding, or by fitting the surface and the membrane into a jig.
  • FIG. 5E illustrates the deposition of metal 32 into the membrane 30 and on the substrate 12 .
  • a Sn sensitizer is applied to the membrane 30 through a 5 to 45-minute immersion in 0.26M SnCl 2 and 0.07 M trifluoroacetic acid dissolved in a solvent having a molar ratio of 1:1 methanol to water.
  • the membrane is rinsed with methanol.
  • Sn adheres to the pore walls and outer surface of the membrane.
  • the membrane is immersed in an aqueous solution of 0.029 M ammoniacal AgNO 3 for five minutes. This causes a redox reaction where Sn 2+ is oxidized to Sn 4+ and Ag + is reduced to elemental A. Some silver oxide is also generated.
  • the pore walls and the membrane 30 become coated with discrete nanoscopic Ag particles.
  • the membrane is rinsed with ethanol and immersed in water. Then the membrane is immersed in a 7.9 mM Na 3 Au(SO 3 ) 2 /0.127M Na 2 SO 3 /0.625 M formaldehyde solution that has a temperature of ⁇ 0° C. Gold plating is continued for 10 to 24 hours (time is dependant on pore size), at which time the nanocables are fully formed in the membrane.
  • An alternative way to deposit materials inside membranes entails using electrophoresis or centrifugation sol-gel methods, electrochemical atomic layer epitaxy, chemical vapor deposition, sputtering, E-beam evaporation, thermal evaporation, electron beam lithography, and scanned probe lithography.
  • well known additives can be dissolved in the solution to impart nanocable strength or better electrical connections to the n-layer conductor.
  • metal covers all exposed areas of the membrane, substrate, and fills the pores.
  • the membrane is soak with water and rinsed 4 times over a 3-hour period and immersed in 25% nitric acid for 12 hours to remove residual Sn or Ag. Finally, the membrane is rinsed with water and air dried. Evaporative metal deposition can also take place in the same manner as in FIG. 5B .
  • One advantage of electroless or electro-deposition is that it does not require a clean room or high temperatures to deposit the metal on the substrate.
  • the membrane may be placed into the electroless plating solution by itself.
  • the top, bottom, sides and pores become metallized.
  • the membrane 30 may be glued as mentioned above to the metallized substrate 12 .
  • atomic layer epitaxy may be used to build a protective cover over the membrane 30 .
  • Atomic layer epitaxy may be used as an alternative to electrochemical epitaxy.
  • FIG. 5F illustrates the removal of the membrane 30 , leaving the conductive cables (nanowires) 32 attached to the substrate 12 .
  • Membrane removal is most commonly done by solvent extraction. Partial membrane removal is often desirable. Layered membranes make it easier to achieve uniform partial dissolution. Generally, dichloromethane is used to not only remove the membrane but also the outer layer of metal leaving, the nanocables. In some cases, the top conductive surface may be removed using ethanol to wipe out the excess after the membrane was coated but before it is immersed in 25% nitric acid. Tape can also be used to remove the outer metal, and may be used in conjunction with further cleaning steps. In some cases, it is possible to physically peel the membrane off.
  • the membrane itself can have the metal pre-deposited therein, or the metal can be deposited into the membrane prior to coupling with the substrate.
  • the metal will fill the pores and coat the outer surfaces of the membrane.
  • the membrane can then be glued with titanium dioxide or silver paste to the substrate prior to membrane dissolution.
  • the membrane 30 may be dissolved until adequate material is left to act as the insulating layer 16 .
  • the membrane may be completely dissolved and an insulating layer deposited using any suitable method such as spin coating, CVD, etc.
  • the insulating layer 16 may keep the current from the n-layer and player from short circuiting.
  • the insulator can also limit deposition of PV material to the nanocables. Because insulation eliminates the effects of defects of one cable from affecting its neighbors, processes like electroplating become feasible.
  • Electroplating is a desirable process because of low equipment costs and relatively good material conservation relative to other processes such as sputtering and CVD which deposit material throughout the chamber in addition to in the desired area.
  • the thickness may easily be determined by using various exposure times to dichloromethane and verifying the membrane thickness with scanning electron microscopy.
  • the desired material may be spin-coated on the substrate 12 with polymethylmethacrolate (PMMA) to a thickness of about 1 ⁇ m.
  • PMMA polymethylmethacrolate
  • the PMMA may function as a membrane glue and/or an insulator. Any insulating, material that can be applied to the PV cell be it polymers, silicone dioxide, or any insulator that can have adequate dimensional control during application.
  • the PC membrane may be placed on top of the PMMA and baked at around 100° C. for about an hour.
  • the insulating layer is eliminated altogether. As long as to the p and n layers are adequately produced, direct contact with the conducting layers is possible.
  • holes are made in the insulating layer after attachment of the membrane.
  • RIE reactive ion etching
  • oxygen and/or wet etching may be used to drill through the insulating layer 16 to allow the nanocables 32 to connect with the first conductive layer 14 .
  • membrane can actually be used as a masking layer to etch pores in the underlayer, which is the insulating layer 15 in this case.
  • FIG. 5G illustrates the deposition of a p-type semiconductive layer 24 .
  • the p-type semiconductor is CdTe
  • the electrochemical deposition is done using 50 mM H 2 SO 4 +1 mM CdSO 4 +0.1 mM TeO 2 solutions deoxygenated with nitrogen prior to use at room temperature.
  • the reference electrode may be Ag/AgCl/3 M NaCl and the counter electrode may be a gold wire.
  • Ultra-pure (e.g., 18 M ⁇ ) water rinses are performed between deposition steps with nitrogen drying.
  • a thin layer of Te may be deposited to prevent Cd diffusion into the nanocable.
  • CdTe layer When CdTe layer is deposited in an electrochemical cell from a solution of 0.5M CdSO 4 and 2.4 ⁇ 10 ⁇ 4 M TeO Z in water at a pH of 1.6 at 90° C., the optimum deposition potential for a stoichiometric film is ⁇ 400 mV versus the Pt reference electrode.
  • CdTe is also known to be deposited in ammonia solutions. To deposition on the bristle surface can eliminate Cd diffusion into the core of the PV device.
  • the CdTe layer also can be deposited by ECALE (electrochemical atomic layer epitaxy). ALD (atomic layer deposition in chemical vapor deposition system) or sol-gel. When non-electroplating processes such as CVD-related methods are used, etching can be used to remove the p-type layer 24 at the base of the structure to expose the insulation layer and create isolation between the nanostructures.
  • ECALE electrochemical atomic layer epitaxy
  • ALD atomic
  • FIG. 5G also illustrates the deposition of an n-type semiconductive layer 26 .
  • the n-type semiconductor is CdS.
  • CdS deposition is performed in 1.5 mM SC(NH 2 ) 2 , 1.5 mM Cd SO 4 , and 2 mM NH 4 OH heated to a temperature of about 40-70° C. Under these conditions, a 4.5 minute exposure would lead to a CdS layer of about 30 nm.
  • the CdS layer also can be deposited by ECALE (electrochemical atomic layer epitaxy), ALD (atomic layer deposition in chemical vapor deposition system) or sol-gel. Again, when non-electroplating processes such as CVD-related methods are used, etching can be used to remove the p-type layer 24 at the base of the structure to expose the insulation layer and create isolation between the nanostructures.
  • ECALE electrochemical atomic layer epitaxy
  • ALD atomic layer deposition in chemical vapor deposition system
  • FIG. 5H illustrates the deposition of the second conductive layer 18 that completes the PV circuit.
  • the second conductive layer 18 may be added using atomic layer epitaxy. This deposition connects the second conductive layer to the base of the n-conductors without contacting the nanocable.
  • a thin layer of electroless metal can be coated as in the process illustrated in FIG. 5B as long as the metal remains thin enough to maintain adequate transparency.
  • Vet another alternative is to apply a transparent conductive polymer such as poly(3-hexylthiophene) (P3HT), poly[2-methoxy,5-(2-ethyl-hexyloxy)-p-phenylene-vinylene] (MEH-PPV), poly (phenylene vinylene) (PPV), and polyaniline to the outside of the nanocables to complete the circuit.
  • P3HT poly(3-hexylthiophene)
  • MEH-PPV poly[2-methoxy,5-(2-ethyl-hexyloxy)-p-phenylene-vinylene]
  • PPV poly (phenylene vinylene)
  • polyaniline to the outside of the nanocables to complete the circuit.
  • the polymer could also provide additional structural support. Since the PV circuit is built on the nanoscale, penetration of the polymer may be challenging. For this reason, thinner solutions may be preferred. However, exposing the upper surface of the PV cell would provide adequate conduction.
  • gel electrolytes may be used to make the electrical contact for the n-layer as shown in US200410025933, which is herein incorporated by reference.
  • the electrolyte solution could be a combination of poly(4-vinylpyrimidine), poly(2-vinylpyrimidine), polyethylned oxide, polymthanes, polyamides and a lithium salt.
  • the salt could be lithium iodide, lithium bromide, lithium perchlorate, lithium thiocyanate, lithium trifluormethyl sulfonate, and lithium hexafluorophosphate to name a few.
  • FIGS. 5A through 5H illustrate an exemplary method of fabricating the solar brush 10
  • an organic photovoltaic material could be used.
  • PV cells could be made based on Dr. Michael Grätzel and co-worker's technology developed at the Swiss Federal Institute of Technology.
  • the metallic core of the nanobristle could be made of metal oxides based on Ti, Zr, Sn, W, NB, Ta, and Tb.
  • the cables can then be coated with an organic dye such as xanthines, cyaflines, mercocyanines, and phthalocianines, and pyrols.
  • any membrane with micropores can be applied to the substrate 12 to produce the PV brush.
  • any metal deposition should work with nanopores be it chemical vapor deposition, plasma vapor deposition, metal organic vapor deposition, electrochemical deposition (electrochemical epitaxy, under-potential deposition), liquid phase epitaxy, molecular beam epitaxy, hot wail epitaxy, sputtering. E-beam and thermal evaporation, electroless deposition, chemical bath deposition, sol gel and solution methods, vapor-liquid solid methods, sonochemistry methods, and microwave methods.
  • Nanoporous structures of certain metal oxides can be obtained with the metal anodization process instead of, or as a variation of, the method illustrated in FIGS. 5A-5H .
  • Al, Ti, and transparent conductive oxides can be anodically oxidized to form a regular nanopore structure.
  • tin oxide was anodized. Before electro deposition, a thin Au film was sputtered on one side of the aluminum anodically oxidized (AAO) membrane to serve as the conductive layer. Electro deposition of Sn into the pores of the AAO membrane was carried out at a constant current density of 0.75 mA/cm 2 for 1 hour in electrolyte containing sodium tricitrate of 25 and tin dichloride of 7 g/L. The Sn embedded in the AAO membrane was anodized at 0 V in 0.2 M boric acid, whose pH value was adjusted to 8.6 by 0.5 M NaOH(aq). The anodization proceeded until the current density dropped to almost zero. The AAO membrane was then removed through wet etching with 0.5 M. NaOH(aq), leaving behind an array of nanoporous tin oxide nanorods. Finally, the samples were calcinated at 500° C. for 3 hours in air.
  • AAO aluminum anodically oxidized
  • One embodiment of the present invention provides a method of forming nanoporous nanostructures. Using surface alloying, the nanostructure surface may be in changed from smooth to rough. Nanoporous or nano-rough nanostructure obtained by this method is more robust because the nanoporous layer is confined to a few monolayers in the surface (not the entire bristle volume) and still maintains a plain metallic core.
  • a thin film of (e.g., a monolayer of) Cd can be deposited on the surface of the gold bristles mentioned above. Electrochemical deposition of Cd is performed in the under-potential region (at potentials more positive than the Cd bulk deposition potential) for a few minutes and then the Cd layer is removed by switching the potential to more positive values. Stripping the Cd layer leaves a rough Au surface behind. After exposure to corrosive materials, the Cd dissolves, leaving a ragged but sturdy nanocabie with a solid core.
  • Electrochemical deposition of Cd is performed in the under-potential region (at potentials more positive than the Cd bulk deposition potential) for a few minutes and then the Cd layer is removed by switching the potential to more positive values. Stripping the Cd layer leaves a rough Au surface behind. After exposure to corrosive materials, the Cd dissolves, leaving a ragged but sturdy nanocabie with a solid core.
  • Electrochemical deposition of Cd is performed in the under-potential region (at potentials more positive than the Cd bulk deposition potential) for a few minutes and then the Cd layer is removed by switching the potential to more positive values. As before, stripping the Cd layer leaves a rough Au surface behind.
  • Au nanocables array is the working electrode and the Electrochemical Adsorption-Desorption (ECAD) process is applied to the Au—Cd system.
  • Electrochemical deposition of Cd is carried out at room temperature in 50 mM H 2 SO 4 4 +1 mM CdSO 4 solution, deoxygenated with nitrogen prior to use. All potentials reported here are relative to normal hydrogen electrode (NHE).
  • the electrochemical deposition of Cd was performed at various potentials in the under potential deposition (UPD) region, i.e. from ⁇ 0.3 to ⁇ 0.49 V for various times.
  • UPD under potential deposition
  • the morphology of the surface does not change.
  • the formation of the alloy will not deform the bristles and will not affect the nanostructure array. Stripping the cadmium layer by changing the potential to 0.65 V produces to a rough surface.
  • the deposition conditions in this case, potential and time
  • Tailored nanoporous metal nanostructures arrays created by the proposed method may also be suitable for sensor applications, particularly in a biomaterials context, catalyst and electrodes.
  • the nanocable would be coated using the above-mentioned methods but would have at least 10 ⁇ the surface area of the initial cables.
  • smooth nanocable surfaces can be obtained by electrochemical annealing. This method has several advantages. First, the electrochemical deposition of the subsequent layers (CdTe) can be performed in the same electrochemical cell; this eliminates the contamination during handling the sample (especially for nanostructures with huge surface area, contamination is the most important problem).
  • the nano-rough nanostructure is more robust because the nanoporous structure is confined to a few monolayers in the surface (not the entire bristle volume) and still maintains a plain metallic core.
  • the roughness of the surface can be controlled within a few nanometers (which is in fact the surface layer for a cylinder with a diameter of 100 inn) by varying the deposition conditions so the cable can be made rough while maintaining structural integrity.
  • the porous structure is further strengthened.
  • the final advantage is that multiple reflections (the light is trapped into the nano-size cavity of a bristle and will have several reflection before it is reflected into the neighbor bristle) increases the efficiency of light absorption.
  • the Cd/Au method is particularly robust.
  • the bristles 20 may be shaped to increase the surface area.
  • the bristles 20 may have “branches” or holes in the nanocable. Holes may be created by depositing the Cd/Au alloy as just described and anodizing.
  • the solar brush 10 in be prepared using a reverse-nanocable fabrication method that is illustrated in FIGS. 6A-6F , the nanocable is formed as one of the last steps in the reverse-fabrication method, the nanocables are prepared after one of the conductive layers, unlike in the method of FIGS. 5A-5H .
  • Titanium isopropoxide may be used as the precursor molecule for the sol-gel preparation of the TiO 2 nanostructures.
  • FIG. 6A illustrates a template membrane 60 that may be used for the reverse-fabrication method.
  • the template membrane 60 has a substrate 62 (e.g., soda lime glass).
  • the template membrane 60 is obtained by coating the substrate 62 with a high-purity aluminum layer.
  • a transparent oxide layer is formed using a two-step anodization process: depositing on the aluminum layer, and forming porous aluminum layer columns 67 .
  • Substantially all of the high-purity aluminum layer that is coated on the substrate is oxidized to form the aluminum layer columns 67 .
  • the area between the porous aluminum columns 67 are pores 64 of the template membrane 60 .
  • a conductive or semiconductive layer 66 is deposited on the substrate 62 .
  • FIG. 6B illustrates the sol gel deposition of transparent conductive oxide in the pores.
  • Sol gel deposition can be performed in either attached or detached porous membrane.
  • titanium isopropoxide is dissolved in 95% ethanol to yield a concentration of typically 20 v/v %.
  • a second solution is then prepared by mixing 25 mL of ethanol with 0.5 mL of water and 0.5 mL of 0.1 M HCl. Equal volumes of the titanium isopropoxide solution and the second solution are then combined to yield the TiO 2 sol.
  • the template membrane 60 is then dipped into this sol for the desired amount of time, removed, and allowed to dry in air for 30 min.
  • the sol-containing membrane is then heated in air at 400° C. for 24 hours.
  • a transparent conductive oxide pillar 68 is formed of any conductive oxide material or, for example, Ti with a conductive oxide material formed thereon by plasma vapor deposition PVD.
  • FIG. 6C illustrates the removal of the porous aluminum columns 67 of the template membrane 60 .
  • the surface films can be removed by polishing the template membrane 60 with 1500 grit sand paper or nanoscale milling using ultrashort laser pulses or other wafer fabrication milling techniques. If desired, the alumina template membrane 60 can then be dissolved away b immersion in aqueous base to expose the synthesized TiO2 pillars 68 .
  • FIG. 6D illustrates the deposition of a n-type semiconductor layer 70 over the pillars 68 .
  • the n-type semiconductor layer 70 may contain CdS, which may be electrochemically deposited. CdS is also deposited on the conductive oxide layer 66 between the pillars 68 .
  • FIG. 6E illustrates the deposition of an p-type semiconductor layer 72 over the p-type semiconductor layer 70 .
  • the p-type semiconductor layer 72 may contain CdTe, which may be electrochemically deposited. CdTe may also be deposited in the areas between the CdS layers.
  • FIG. 6F illustrates an electroless deposition of a metal contact 74 .
  • the metal contact 74 fills the gaps between the CdTe layers, thereby forming the nanocable, which in actuality may appear as a lattice. This process may be especially beneficial for formation of Au and Cu nanocables at extremely high aspect ratios.
  • the top metal contact 74 can be removed to expose the composite surface made of conductive nanowire and p layer. Then, the p layer and n layer can be selectively etched leaving the conductive nanowires sticking out the top surface. Then, an insulating layer can be applied and the surface is then polished to result in a composite surface made of conductive nanowires and insulating layer. Then, a conductive layer is applied which will create the contact with the nanowires.
  • FIGS. 7A-7H illustrate a hard-metal reinforcement process that may be used to strengthen the fragile nanocables. Any hard metal (such as nickel or molybdenum) that works at high temperatures may be used for the metal reinforcement. However, in the interest of clarity, FIGS. 7A-7H will be described using nickel as the reinforcement metal.
  • the metal reinforcement process begins by providing a substrate 80 .
  • the substrate 80 is metallized by deposition of a first conductive layer 82 , as shown in FIG. 7B .
  • the substrate 80 is of the same base metal as the nanocable core to facilitate physically strong junctions at the base of the cable as well as to provide good conductivity.
  • the first conductive layer 82 may have a height of h, as shown.
  • the first conductive layer 82 may be, for example, 99.99% pure aluminum.
  • the first conductive layer is oxidized under controlled temperature and voltage to form a metal oxide porous membrane 84 of a preselected shape having a pore 85 . Since not much growth occurs during oxidation, the height of the metal oxide porous membrane 84 remains at approximately h. If desired, an appropriate commercial membrane may be used instead of forming, the metal oxide membrane 84
  • FIG. 7D shows that the metal oxide porous membrane 84 template is exposed to ethylene in an argon environment at a temperature of about 650-750° C. to form carbon nanotubes 86 .
  • the exposure may be done by placing the “template” made of the substrate $0 and the membrane 84 in a heated chamber and adding ethylene to the chamber.
  • the carbon layer is formed on top of the metal oxide membrane 84 as well as on the base and the inner walls of the pore 85 .
  • the carbon layer is, however, removed from the top of the metal oxide membrane 84 and the base of the pore 85 , leaving carbon nanotube 86 as shown in FIG. 7D .
  • Etching RIE or wet etching) or polishing may be used to remove select portions of the carbon layer.
  • the carbon nanotubes 86 are formed along the inner sidewalls of the metal oxide membrane 84 .
  • FIG. 7E shows nickel deposition, which may be done b electrolytically plating the nickel on the carbon nanotube 86 .
  • the nickel is heated in air to 400° C. to form a nickel oxide nanotube 86 .
  • the nickel nanotube. 8 is then be filled with a core metal 90 , such as gold or copper, as shown in FIG. 7F .
  • the template and the nanotubes are exposed to air at 600° C. to burn away the carbon nano tube.
  • removal of the carbon nanotube 86 leaves a gap 87 separating the nickel-enforced core metal 90 from the metal oxide membrane 84 .
  • the metal oxide membrane 84 in this case aluminum oxide
  • a nickel enforced nanocable 88 + 90 remains.
  • the gap 87 may be filled with a photovoltaic polymer (e.g., an organic polymer) or titanium dioxide.
  • a photovoltaic polymer e.g., an organic polymer
  • titanium dioxide titanium dioxide
  • the size of the gap 87 which is determined by the size of the carbon nanotube 85 , controls the diameter of the nanocable that ultimately forms.
  • the size of the gap 87 is important in that it determines the thickness of the outermost wall.
  • FIG. 8 is a flowchart summarizing the steps of the hard-metal reinforcement process 92 that is schematically illustrated in FIGS. 7A-7H .
  • the substrate is metallized (step 94 ) by deposition of a conductive layer.
  • a membrane with anodized pores is formed on the metallized substrate (step 95 ), and carbon nanotubes are formed on the membrane (step 98 ).
  • a hard metal such as nickel is electroplated on the carbon nanotubes (step 100 ) so as to form a cavity in the core.
  • the core is then filled with a core metal such as gold or copper (step 102 ) to form the nanocable.
  • the carbon nanotube is then removed (step 104 ) and the template is dissolved (step 106 ) to leave the metal enforced nanocable.
  • copper nanotube may be formed on the nickel nanotube or instead of nickel nanotube to form a reinforcement for the gold nanocable.
  • Nanocables may also be strengthened by a more precise control of their dimension, as shown in FIGS. 9A-9H .
  • a substrate 100 is provided ( FIG. 9A ) and metallized ( FIG. 9B ) by adding a conductive layer 102 , which may be 99.99% pure aluminum.
  • An oxide template 104 having a pore 105 is produced ( FIG. 9C ) by oxidizing the aluminum under controlled conditions. Substantially all of the conductive layer 102 turns into the oxide template 104 .
  • a first polymer is deposited on the surface and cured to form a first polymer thin film 106 .
  • the polymer deposition (e.g., by inkjet coating) and curing may be performed any number of times to form as man polymer thin films as desired.
  • a second layer of polymer is deposited and cured to form a second polymer thin film 108 .
  • the polymer thin films 106 , 108 on the top of the membrane and the base of the pore are removed.
  • electroless or electrochemical deposition of metal can take place inside of the pore 105 ( FIG. 96 ).
  • a solvent extraction removes the polymer thin layers 106 , 108 and a NaOH extraction removes the metal oxide template 104 to leave a precisely designed nanocable ( FIG. 9H ).
  • Poly filers such as poly(3-hexylthiophene) (P3HT), poly [2-methoxy, 5-(2-ethyl-hexyloxy)-p-phenylene-vinylene] (MEH-PPV); poly (phenylene vinylene) (PPV), and polyaniline may be used as the polymer thin layers 106 , 108 . Additionally, any suitable polymer from the Handbook of Conductive Polymers 1 I by T. A. Skathetin or the Handbook of Polymer Coatings for Electronics Chemistry by J. J. Licari and L. A. Hughes may be used.
  • FIG. 10 is a flowchart summarizing the steps of the metal reinforcement process illustrated in FIGS. 9A-914 .
  • the substrate is metallized (step 112 ) by deposition of a conductive material on its surface.
  • a membrane (a template) is formed on the metallized substrate, and the membrane has a pore of the desired size and shape that is anodized (step 114 ).
  • One or more polymer layers are deposited and cured (step 116 ).
  • the polymer layers on horizontal surfaces, such as the top of the template and the base of the pore, are removed by reactive ion etching (step 118 ).
  • the pore is filled, with a core metal such as gold or copper (step 120 ).
  • the polymer layers are dissolved (step 122 ) and the membrane is removed by solvent extraction (step 124 ).
  • FIGS. 11A-11I illustrate that organic nanocables may be produced using a carbon jacket process.
  • FIG. 11A shows a substrate 130 with a conductive layer 132 deposited on its surface.
  • a metal oxide membrane 134 is formed, wherein the membrane has a pore 135 of the desired shape and size ( FIG. 11B ).
  • carbon nanotubes 136 are formed on the inner wall of the pore 135 in to manner similar to what is described above in reference to FIG. 7D , and titanium dioxide 138 is used to fill the remaining core portion of the pore 135 ( FIG. 11D ).
  • titanium dioxide 138 tills the pore 135 and “overflows” to form a cap 139 above the carbon nanotube 136 and the metal oxide membrane 134 .
  • the cap 139 of the titanium dioxide 138 is removed in FIG. 11E , for example by any suitable etching method such as concentrated H 2 SO 4 etch.
  • the carbon nanotube 136 is burned off by exposure to air at about 600° C. ( FIG. 11F ), forming a gap 140 between the titanium dioxide core 138 and the metal oxide membrane 134 .
  • An organic Grätzel dye 142 is then deposited to fill the gap 140 and form an organic cap 14 ( FIG. 11G ).
  • Polymers such a poly(3-hexylthiophene) (P3HT), poly[2-methoxy-5-(2-ethyl-hexyloxy)-p-phenylene-vinylene] (MEH-PPV), poly (phenylene vinylene) (PPV), and polyaniline, or any other suitable polymers from Handbook of Conductive Polymers 1 may be used with the Grätzel dye 142 as conductors.
  • the organic Grätzel dye 142 can be sprayed with an inkjet printer, applied with a rotogravure process, sprayed on and wiped with a doctor blade, etc. The most suitable applications leave the minimum organic cap 141 .
  • the organic cap 141 may be etched (e.g., with RIE) or removed with a solvent wash to complete the removal process ( FIG. 11H ). Then, the metal oxide membrane 134 is removed, for example by wet etching with a carefully selected etchant NaOH) that preferentially removes the metal oxide over titanium dioxide ( FIG. 11I ), in some embodiments, the metal oxide membrane 134 is made to be transparent so that its removal is not needed.
  • FIG. 12 is a flowchart summarizing the carbon jacket process illustrated in 11 A- 11 I.
  • a substrate surface is metallized if needed (step 152 ).
  • Anodized pores are formed by preparation of the metal oxide membrane on the substrate (step 154 ),
  • carbon nanotubes are formed on the walls of the anodized pores (step 156 ), and titanium dioxide is deposited in the remaining core portion of the pores (step 158 ).
  • Arty titanium dioxide that flowed over and formed a titanium dioxide cap is removed by etching (step 160 ), exposing the carbon nanotubes.
  • the carbon nanotubes are burned away (step 162 ), leaving a gap between the titanium dioxide and the metal oxide membrane.
  • step 164 An organic polymer is deposited to till this gap (step 164 ), and any organic polymer that overflows and forms a cap is removed, for example by wet or dry etching (step 166 ).
  • the metal oxide membrane is then dissolved with NaOH (step 168 ).
  • the resulting nanocable has a titanium dioxide core reinforced with art organic polymer.
  • This nanocable may be coated with a conductive polymer (step 170 ) that serves as the n-type conductor.
  • FIG. 13A shows an insulator 181 deposited on a conductor 180 .
  • the insulator can be any insulating material such as metal oxide, silicone dioxide, or polymer.
  • the insulator can be applied through CVD or sputtered. It can also be anodically grown from metal deposited on the conductor 181 .
  • FIG. 13B shows how the insulator can be wet or dry etched to form a pore that continues through to the conductor 180 .
  • FIG. 13C shows that the conductor can then be deposited through electroplating or the electroless deposition methods contained herein.
  • FIG. 13 D shows the conductor partially etched. In the case of silicone dioxide, a KOH solution can be used for etching, in the case of polymers, dichloromethane may be used.
  • FIG. 13E shows the completed nanocable with the p-conductor 180 , the insulator 181 , the p-layer 182 , the n-layer 183 , and the T
  • FIG. 14 shows the solar brush 10 encapsulated in an optical casing 40 for protection from various environmental elements.
  • the optical casing 40 may also be made of a transparent polymer.
  • the optical easing 40 may be made of film conductive oxides that allow light in but minimize soil and moisture contamination. Common materials for this application include Sn doped Sn 2 O 2 , Sn doped In 2 O 3 , ZnSnO 3 , B doped ZnO.
  • F doped In 2 O F doped SnO 2 , F doped Cd 2 SnO 4 , F doped ZnO, TIN, Ag, Cd 2 SnO 4 , Ge doped In 2 O 3 , Ge doped SnO 2 , Ge doped Zn 2 SnO 4 , ZnO/CdS, ZnO/ZnSe (for CdTE and CuInSe 2 ), ZnO/In x Se y (for CdTE and CuInSe 2 ), SnO 2 glass, ZnO/CdS, Cd 2 SnO 4 /Zn 2 SnO 4 , Zn(Se, OH), Zn(Se, O), and Cd 2 SnO 4 /Zn 2 SnO 4 .
  • a back contact is employed.
  • the hack contact could be especially useful for hi-layered photovoltaic cells to reflect the photons from a high hand gap materials at the top of the cell to low band gap materials at the bottom of the cell. The reflection still allows light have single passes through the PV material from reflections.
  • the optical reflector may include Sb 2 Te 3 , Ni, NiTe, and Te/CdTe.
  • Fluorosilicone polymers would greatly reduce soil adhesion and allow maximum cleaning during rain storms. Additionally, any thermally stable material that exhibits the Lotus effect (low surface are for particulate adhesion) may be used to keep dust of the PV cell.
  • an LED or liquid crystal display could indicate power output of solar cell, or operations of PV cell units so that malfunctioning cells could be easily identified and replaced.
  • the solar brush 10 demonstrates a high thermal stability. Unlike nanoparticles, where the linear thermal expansion coefficient increases with the reduction of the average grain size (Cu, for instance). Cu nano-wires show a smaller thermal expansion coefficient than that of the bulk Cu.
  • the high thermal stability is related to the grain boundary structure and high aspect ratio of the nanostructure.
  • Daisy chain connections may also combat potential thermal expansion/contraction issues by minimizing chip size and then connecting them opposed to having a large sheet that would have a higher potential for stress cracking due to thermal expansion contraction.
  • Daisy chains between cells could also add flexibility to a PV brush array. To accomplish this, the cells may have special interlocking mechanism to serve the dual purpose of a being a robust carrier of the film during processing and to speed assembly.
  • a further advantage of the PV brush is that the distance electrons diffuse through the semiconductive layer to the conductive layer is shorter than that of conventional PV cells thereby reducing internal resistance of the PV cells to deliver further power generation efficiencies. Because the PV bristles are thin, they use a small fraction of the material required for planar cells. A variety of organic and inorganic semiconductors can be applied to the conductive core and thicknesses can easily be optimized for power generation and stability.
  • nanoelectronic assemblies can also be used for light generation in optical chips.
  • Optical chips are widely thought to be the replacement for semiconductor chips. Optical chips have narrow pathways that light can travel unhindered while semiconductor chips are limited by electric field effects between on circuit and the next.
  • a micro light source with unique color attributes could be essential for optical chip technologies.
  • the nanoelectric assemblies can also be used as a nanolight source for such chips.
  • the nanodiodes can be used in a flat screen display for an ultra sharp video monitor. Additionally, the nanodiodes can be used for very energy efficient lighting.
  • the PV brush has flexible manufacturing, options including membrane manufacturing technologies or photolithography e-beam, low density layered mechanical scoring, nanoporous templated, electroplating, and electrical arcing. These manufacturing methods can be used on a variety of membrane/nanoporous media which allows cell to be shaped and hardened to geometry that has maximum solar efficiency, maximum aerodynamic efficiency, maximum aesthetic appeal or a combination of the aforementioned attributes. Flexible units can also be achieved by daisy chain connection between small rigid units or from the use of a flexible substrate. At high temperatures, uneven thermal expansion can cause cracking and wear as well. High temperature degradation is mitigated because each component of this PV cell can be sized to minimize thermal expansion and can be further optimized with flexible expansion join conductive connections between PV arrays.
  • the greater surface area of the solar brush will reduce thermal heat generated under the PV solar cell compared to the conventional flat unit which could greatly reduce unwanted heat buildup.
  • One further advantage is that micro conductors often have reduced resistance at higher temperatures; therefore, the PV brush could be able to transfer energy more effectively than conventional PV cells at higher operating temperatures.
  • the geometry can be used to trap or release heat. If heat were found to be detrimental to energy above a certain point, the unit could be designed with vents.
  • performance of nanocables may be different that than large scale wires. While large scale wires/cables have higher resistance to electrical flow at high temperatures, energy flow may improve due to improved flow through grain boundaries in nano-scale structures.
  • Power generation is a function of average power per day.
  • the median sun hours for various cities in California is 6.18 kW/(day*m) according to a Go Solar® Company web page at www.solarexpert.com/Pvinsolation.html.
  • solar energy is drawn from about 6 hours per day based on the data made publicly available by National Renewable Energy laboratory findings.
  • the distribution is commonly given as a Gaussian curve, which has the following distribution:
  • the power calculation works out as follows
  • thermoelectric power i.e. steam turbine type of power generation
  • water beating systems for home use could also be possible.
  • a majority of the light from the sun is scattered from the atmosphere. Collecting scattered light using the solar brush 10 should lead to even higher energy production. Further energy gains from multi-junction solar cells may hump the efficiency to double what is believed to be currently possible.
  • the solar brush 10 will probably approach the theoretical maximum efficiency for a given material. Because the brush can be made nearly transparent, most of the light continues to travel through the cell. For practical purposes, the brush would appear to be of ⁇ thickness. Because the bristles can be designed just thick enough for stable solar absorption, each absorptive event would happen near the p-n junction. The occurrence of the absorptive event near the p-n junction improves cell efficiency. Another key to improving cell efficiency is to reduce localized heating. Each time there is solar absorption, part of the energy ejects the electron and part of the energy heats the cell. The heating reduces the efficiency of the cell. When cells rely on hack reflection, they are also doubling the heat load for a given areas.
  • Power generation and effective areas for the brush can be significantly boosted through the use of a solar concentrator.
  • a solar concentrator could redirect large areas of light perpendicular to the surface, thereby utilizing the surface area at the depths of the brush. Only light angles close to 90 can penetrate a high area shell.
  • the penetration depth in shown by FIG. 1 is the spacing distance between bristles times tan ⁇ . As ⁇ approaches 90°, tan ⁇ approaches ⁇ and the required penetration level is achieved.
  • the effective area of the solar cell is calculated by adding the penetration dept by the bristle height and multiplying it by the area.
  • the power output of a high efficiency, high area solar cell in one embodiment is between 50 and 285 kW/day/m 2 with a solar concentrator. The output ranges compare favorably with the maximum output of 0.94 kW/day/m 2 based on the best known field results ever for single silicon PV arrays that are produced with a process which is probably much more costly than the methods and structures presented herein.
  • Konarka uses a technology where printed polymers generate energy from all visible spectra. As described in http://www.konarkatech.com/about/, PV polymers are printed on polymer sheets. Materials are produced by injecting a dye into titanium dioxide and printing the material on to polymers. The Konarka technology is expected to yield 10% efficiency and last about 8 years. In comparison, the materials disclosed herein that are used for the solar brush 10 have a lifespan in the 25 to 30 year time frame. Konarka's process may be IOU times less expensive than the solar brush 10 but produces PV cells of only around 2% efficiency. Furthermore, these PV cells would not have a form that is compatible with concentrators. Therefore, the maximum power Konarka's PV film would expect to generate on a given day would be about 0.11 kW/m, and the brush could generate between 450 and 2.500 times the power that the Konarka system generates.
  • Table 7 illustrates the power generation for 8′′ disk PV cells. Reference is made to Table 3, above, for definitions of column headings.
  • Solar brushes 10 may be made from disks of 11′′ diameter, or can be grown from any dimension films using oxide templates. They can use existing photolithography and sputtering machines. If an 8′′ diameter disk is used, it would generate the power equivalent of 0.97 to 5.58 m 2 planar photovoltaic cells. If a perfect reflector were used in the solar collector, the minimum dish size would range from a diameter of 1.1 m to 14.8 in for full utilization of the PV cell area. Because perfect reflectors do not exist, some of the energy would be lost to absorption and misdirected reflections, A 2 to 2.5 in diameter may be used to generate the maximum energy. Smaller units can be produced if desired, the size being a function of the power requirements and the installation location. The 8′′ disk could generate 1.6 to 24.42 kW/day depending on the final area and thickness of material on a disk. The system is also preferably sized to allow proper current conduction without undue system heating of the substrate metal.
  • the small disk size will allow easy cleaning and reduce efficiency losses over time. Since the area of the central disk is so small, it may be designed to snap in and out to be cleaned in a way that is impractical for larger cells.
  • Hard coatings such as TiN, ZrN, or HfN that have melting points around 3,000° C. may be used for certain layers to minimize reflectance or as a reinforcement “jacket” to increase the hardness of the nanocables.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Electromagnetism (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Development (AREA)
  • Materials Engineering (AREA)
  • Sustainable Energy (AREA)
  • Manufacturing & Machinery (AREA)
  • Composite Materials (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Photovoltaic Devices (AREA)

Abstract

Nanostructures and photovoltaic structures are disclosed. A nanostructure according to one embodiment includes an array of nanocables extending from a substrate, the nanocables in the array being characterized as having a spacing and surface texture defined by inner surfaces of voids of a template; an electrically insulating layer extending along the substrate; and at least one layer overlaying the nanocables. A nanostructure according to another embodiment includes a substrate; a portion of a template extending along the substrate, the template being electrically insulative; an array of nanocables extending from the template, portions of the nanocables protruding from the template being characterized as having a spacing, shape and surface texture defined by previously-present inner surfaces of voids of the template; and at least one layer overlaying the nanocables.

Description

    RELATED APPLICATIONS
  • This application claims priority to U.S. Provisional Patent Application Ser. No. 60/710,097 filed Aug. 22, 2005, and which is herein incorporated by reference. This application also claims priority to U.S. Provisional Patent Application Ser. No. 60/710,262 filed Aug. 22, 2005, and which is herein incorporated by reference.
  • FIELD OF INVENTION
  • This invention pertains generally to nanotechnology and particularly to nano-scale structures and processes for making these structures.
  • BACKGROUND
  • Solar panels that harness solar energy and convert it to electrical energy are well known. A typical solar electricity system includes the following components solar panels, charge controller, inverter, and often batteries. A typical solar panel, often referred to as a photovoltaic (PV) module, consists of a one or more interconnected PV cells environmentally sealed in protective packaging consisting of a glass cover and extruded aluminum casing.
  • The PV cell ma be a p-n junction diode capable of generating electricity in the presence of sunlight. It is often made of crystalline silicon (e.g., polycrystalline silicon) doped with elements from either group 13 (group III) or group 15 (group V) on the periodic table. When these dopant atoms are added to the silicon, they take the place of silicon atoms in the crystalline lattice and bond with the neighboring silicon atoms in almost the same way as the silicon atom that was originally there. However, because these dopants do not have the same number of valence electrons as silicon atoms, extra electrons or “holes” become present in the crystal lattice. Upon absorbing a photon that carries an energy that is at least the same as the band gap energy of the silicon, the electrons become free. The electrons and holes freely move around within the solid silicon material, making silicon conductive. The closer the absorption event is to the p-n junction, the greater the mobility of the electron-hole pair.
  • When a photon that has less energy than silicon's band gap energy strikes the crystalline structure, the electrons and holes are not mobilized. Instead of the photon's energy becoming absorbed by the electrons and holes, the difference between the amount of energy carried by the photon and the band gap energy is converted to heat.
  • While the idea of converting solar energy to electrical power has much appeal, conventional solar panels have limited usage because their efficiencies are generally only in the range of 15% and are manufactured using costly silicon wafer manufacturing processes and materials. This low efficiency is due in part to the planar configuration of current PV cells, as well as the relatively large distances between the electrodes and the P-N junction. Low efficiency means that larger and heavier arrays are needed to obtain a certain amount of electricity, raising the cost of a solar panel and limiting its use to large-scale structures.
  • The most common material for solar cells is silicon. Crystalline silicon comes in three categories; single-crystal silicon, polycystalline silicon, and ribbon silicon. Solar cells made with single or monocrystalline wafers have the highest efficiency of the three, at about 20%. Unfortunately, single crystal cells are expensive and round so they do not completely tile a module. Polycrystalline silicon is made from cast ingots. They are made by filling a large crucible with molten silicon and carefully cooling and solidifying them. The polycrystalline silicon is less expensive than single crystal, but is only about 10-14% efficient depending on the process conditions and resulting imperfections in the material. Ribbon silicon is the last major category of PV grade silicon it is formed by drawing flat, thin films from molten silicon, and has a polycrystalline structure. Silicon ribbons efficiency range of 11-13% is also lower than monocrystalline silicon due to more imperfections. Most of these technologies are based on wafers about 300 μm thick. The PV cells are fabricated then soldered together to form a module.
  • Another technology under development is multi junction solar cells, which is expected to deliver less than 185% efficiency in actual use. The process and materials to produce multifunction cells are enormously expensive. Those cells require multiple gallium/indium/arsenide layers. The best is believed to be a sextuple-junction cell. Current multijunction cells cannot be made economical for large-scale applications
  • A promising enabler of PV cells and other technology is nanotechnology. However, one problem with implementing nanotechnology is that the minute conductors may not be able to withstand their own formation, much less subsequent processing conditions or conditions of use in the end product. For example, the metal forming the nanoconductors may be soft, making it prone to bending or breaking during application of additional layers.
  • Further, it has heretofore proven difficult and even impossible to create nanoarrays having structures of uniform size and/or spacing.
  • Thus, as alluded to, the technology available to create PV cells and other electronic structures is limited to some extent by processing limitations as well as the sheer fragileness of the structures themselves.
  • Therefore, it would be desirable to enable creation of nanostructures having high aspect ratios and yet are durable enough for practical use in industry.
  • It would also be desirable to enable fabrication of a solar cell that has a higher than average efficiency, and in some embodiments, higher than about 20%.
  • SUMMARY
  • A photovoltaic structure according to one embodiment of the present invention includes an array of photovoltaic nanostructures, and a photovoltaic device, the photovoltaic device being at least semi-transparent. The array is positioned relative to the photovoltaic device such that light passing through the photovoltaic device strikes the array.
  • Various configurations are contemplated. In one aspect, the array of photovoltaic nanostructures is arranged in a brush configuration. Axes of the photovoltaic nanostructures may be tilted from a direction normal to the array. In another aspect, the photovoltaic device is a planar photovoltaic structure.
  • In a further aspect, the photovoltaic device is a second array of photovoltaic nanostructures. The first and second arrays of photovoltaic nanostructures may be arranged in a brush configuration, wherein a height of the photovoltaic nanostructures in the first array is different than an average height of the photovoltaic nanostructures in the second array in one embodiment, the photovoltaic nanostructures of the first array have the same composition as the photovoltaic nanostructures of the second array. In another embodiment, the photovoltaic nanostructures of the first array have a different composition than the photovoltaic nanostructures of the second array. For example, the photovoltaic nanostructures of the first array may comprise an organic material, wherein the photovoltaic nanostructures of the second array comprise inorganic materials. In another example, the photovoltaic nanostructures of the first array comprise, inorganic materials, wherein the photovoltaic nanostructures of the second array comprise inorganic materials.
  • The nanostructures of the second array may be coated with at least one high hands material, and the nanostructures of the first array are coated with at least one low bandgap material.
  • A nanostructure according to one embodiment of the present invent on includes an array of nanocables extending from a substrate, the array of nanocables being formed using a template, an insulating layer extending along the substrate, and at least one layer overlaying the nanocables.
  • The nanocables may be elongated.
  • The template may be partially removed. At least a portion of the template may form the insulating, layer.
  • The nanocables may have substantially uniform peripheries.
  • The template may be a membrane.
  • The at least one layer may be electroplated, may be formed by chemical vapor deposition and etching, etc.
  • A nanostructure according to yet another embodiment of the present invention includes a nanocable having a rough outer surface and a solid core.
  • A method for creating a nanostructure according to yet another embodiment of the present invention includes depositing material in a template for forming an array of nanocables, removing the template, forming an insulating layer between the nanocables, and forming at least one layer over the nanocables. The at least one layer may be formed by electroplating. The at least one layer may be formed by chemical vapor deposition, while etching may be used to expose the insulating layer. The at least one layer may create a photovoltaically active p-n junction.
  • A method for creating a nanostructure according to yet another embodiment of the present invention includes depositing material in a template for forming an array of nanocables, removing only a portion of the template such that the template forms an insulating layer between the nanocables, and forming at least one layer over the nanocables. The at least one layer is formed by electroplating, chemical vapor deposition, etc. The at least one layer may create a photovoltaically active p-n junction.
  • A method for creating a nanostructure according to yet another embodiment of the present invention includes depositing material in a template for forming an array of pillars, removing the template, forming at least one layer over the pillars such that the pillars are covered by the at least one layer, and depositing a metal contact over the at least one layer such that the at least one layer is covered by the metal contact.
  • A method for creating a reinforced nanostructure according to yet another embodiment of the present invention includes forming a nanotube of a first material in a template, forming a nanocable of a second material in the nanotube, and at least partially removing the template. Preferably, the first material is more rigid than the second material. Also preferably, the first material has a higher heat resistance than the second material.
  • A method for creating a reinforced nanostructure according, to yet another embodiment of the present invention includes forming a nanotube of a first material in a template, forming a nanocable of a second material in the nanotube, removing the nanotube from between the template and the nanocable, depositing a reinforcing layer between the template and the nanocable, and at least partially removing the template.
  • A method for creating an array of nanotubes having a defined width perpendicular to an axis thereof according to yet another embodiment of the present invention includes forming a nanotube of a polymeric material in a template, forming a nanocable of a second material in the nanotube, at least partially removing the template, and at least partially removing the polymeric material.
  • A method for creating a nanocable with a rough outer surface according to yet another embodiment of the present invention includes plating a thin film of metal over the surface of a metallic nanocable such that the metal forms alloys with the nanocable at the surface of the nanocable, and removing the metal from the surface of the nanocable, wherein the outer surface of the nanocable is rough upon removal of the metal.
  • A method for creating a nanocable through etching a membrane on a conductor according to yet another embodiment of the present invention includes depositing material in a template for forming: an array of nanocables, removing the template, forming an insulating layer between the nanocables, and forming at least one layer over the nanocables.
  • Thus, one embodiment of the invention includes a method of forming conductive hanostructures. The method allows a precise control of radial and vertical dimensions of the conductive core and semiconductor coating(s). The resulting nanostructure is known as a nanocable. With the method, nanocable arrays can be molded into any number of geometries, and then made rigid. Nanocable arrays may be made flexible, if desired. Nanocable arrays made according to the invention have improved electrical junctions, improved reliability, and improved performance.
  • In another aspect, the invention is a PV structure that overcomes many limitations of current PV cell designs. With the PV cell disclosed herein, all photon absorption events occur near the p-n junction for maximum efficiency. Light is diluted up to several orders of magnitude to reduce hot spots throughout the cell. The design can reduce back reflection of photovoltaic cells to less than 1%, and reduces the quantities of scarce materials needed to produce a photovoltaic cell. Nanocable semiconductor layers ma be tuned to be spectrally selective of different light wavelengths to further increase performance. Thus, the PV cell overall reduces the cost unit area for most photovoltaic materials and increases high output industrial power.
  • In yet another aspect, the invention is a method of enhancing the structural soundness of a nanocable structure having a metal nanocable. Where the nanocable is made of a “soft” metal such as gold or copper, the nanocable ma be coated with a harder metal or compound for structural reinforcement. Metals can also be deposited as alloys to increase the hardness of the nanocable.
  • The invention according to another embodiment includes a method of using organic polymer thin films to precisely control the dimensions of a nanocable. One or more organic polymer thin films may be deposited on the inner wall of a pore in a membrane that is used to produce the nanocable, so that when the nanocable material fills the remaining space in the pore, its dimensions will be precisely controlled by the thickness of the polymer layers.
  • The invention according to another embodiment includes a method of forming nanoporous nanostructures. Using surface alloying, nanostructure surface may be changed from smooth to rough. Nanoporous or nano-rough nanostructure obtained by this method is more robust because the nanoporous layer is confined to a few monolayers in the surface (not the entire bristle volume) and still maintains a plain metallic core.
  • In another aspect, the invention is a method for creating an integrated nanostructured device—the nanocable array—where the individual elements—the nanocables—are insulated from one another. Each individual structure is a singular device.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a perspective view of an exemplary solar brush that may be used to implement solar panels with improved efficiency.
  • FIG. 2 is a side cross-section of the solar brush.
  • FIGS. 3A and 3B are cross-sectional views of embodiments of the solar brush having a layered structure.
  • FIG. 3C is a cross-sectional view of a solar brush embodiment employing a thin film planar device as a filter.
  • FIG. 4 is a top view of the solar brush showing the tops of the bristles.
  • FIGS. 5A-5H illustrate an exemplary method for fabricating the solar brush.
  • FIGS. 6A-6F illustrate an alternative method for fabricating the solar brush,
  • FIGS. 7A-7H illustrate a hard-metal reinforcement process that may be used to strengthen fragile nanocables.
  • FIG. 8 is a flowchart summarizing the steps of the hard-metal reinforcement process of FIGS. 7A-7H.
  • FIGS. 9A-9H illustrate a dimension-controlling process for forming the nanocables.
  • FIG. 10 is a flowchart summarizing the steps of the dimension-controlling process of FIGS. 9A-9H.
  • FIG. 11A-11I illustrate the carbon jacket process for producing organic nanocables.
  • FIG. 12 is a flowchart summarizing the steps of the carbon jacket process of FIGS. 11A-11I.
  • FIG. 13 A-E: illustrates the insulator etching process.
  • FIG. 14 shows the solar brush encapsulated in an optical casing for protection.
  • FIG. 15 is a graph showing a potential power generation for a planar solar cell.
  • DETAILED DESCRIPTION OF THE EMBODIMENT(S)
  • The following description is the best mode presently contemplated for carrying, out the present invention. This description is made for the purpose of illustrating the general principles of the present invention and is not meant to limit the inventive concepts claimed herein. Further, particular features described herein can be used in combination with other described features in each and any of the various possible combinations and permutations.
  • Embodiments of the invention are described herein in the context of solar cells. However, it is to be understood that the particular application provided herein is just an exemplary application, and the nanocable arrangement of the invention is not limited to the application or the embodiments disclosed herein.
  • This disclosure also relates to nano arrays of thin film solar cells. Solar modules constructed using thin film systems tend to use a single larger single plane thin films solar cell, rather than an array of smaller interconnected nano-scale solar cells. The entire module can use a laser scribe to mark individual cells, h is important to note nano systems will be processed differently than current technology thin ti ms. Four main thin film material system types are amorphous silicon (A-Si), copper indium selenide (CuInSe2 commonly referred to as CIS), copper indium gallium selenide (CuInxGa1-xSex) commonly referred to as CIGS), and CdTe/CdS. A-Si films are typically fabricated using plasma enhanced chemical vapor deposition (PE-CVD).
  • The term “nanocable” denotes any donated body whose one dimension (e.g. diameter or width) is of nanoscale size and the other dimension is larger, potentially much larger. A nanocable may be fabricated with dissimilar materials, either as a core rod or wire that is laterally enveloped by one or more layers of material(s), as a nanotube that is filled with one or more layers of material(s), or as a single structure of one material. Nanocables are also referred as nanorod s or nanowires or filled nanotubes. The flinch on al element of the nanocable in each case is the interface(s) between the two (or more) materials. In various alternative configurations and modes of growth, a succession of layers of different materials, alternating materials or different thicknesses of materials can be deposited to form nested cylinder nanocables.
  • The term “photovoltaically active p-n junction” denotes any p-n junction with an adequate p-layer and n-layer thickness to generate electricity.
  • FIG. 1 is a perspective view of an exemplary solar brush 10 that may be used to implement solar cells with improved efficiency. As shown, the solar brush 10 has a substrate 12, a first conductive layer 14, an insulator layer 16, a second conductive layer 18, and a plurality of bristles 20. Although the bristles 20 are shown to be cylindrically-shaped in the particular embodiment, they may be of any other shape including but not limited to cones, rectangular, domes, or more complex geometries such as branched bristles etc. Each of the bristles 20 has a nanocable extending through its center, and layers of semiconductor around the nanocable. Bristles may protrude vertically from the substrate or may protrude at angles. Bristles protruding at angles may increase the amount of semiconductor materials exposed to the sun when the sun is directly overhead and may improve internal reflections. Bristles can be modified to be smooth or hairy. Hair bristles may improve light absorption efficiency by further increasing the surface area or improving internal reflections. Various shapes can be obtained using asymmetric pore membranes. One or more electrically conductive strips 33 may extend across the array or portion thereof to assist in carrying electricity away from the array, thereby improving the overall efficiency of the brush. The efficiency gains are more pronounced in larger arrays. Such strips 32 are preferably very thin to block minimal light.
  • FIG. 2 is a side cross-section of the solar brush 10 with a metal nanocable. As shown, each of the bristles 20 has a nanocable 22 extending through its core. The allocable 22 is typically a p-layer conductor, and extends through the insulating layer 16 to electrically connect with the first conductive layer 14. A p-type semiconductive layer 24 of a sufficient thickness surrounds the nanocable 22, and an n-type semiconductive layer 26 of sufficient thickness is coated on the p-type semiconductive layer 24 to create a photovoltaically active p-n junction in each of the bristles 20. An n-layer conductor is deposited on the tops of the bristles 20 and the insulating layer 16 to form the second conductive layer 18.
  • The closer the photon absorption event is to the p-n junction, the more likely the event will result in usable electricity. In the case of a nanobrush, a reflective back contacting layer is not required because the photon can continue along the linear path so that it can contact the material on the opposite side of the cell thereby achieving a double pass in each nanobristle, in FIG. 2, five cylindrical shell solar brush PV cells are shown. Thus, if the photon passes slightly off-center of the shell it has the potential to come into contact with as many as the equivalent of 10 p-type layers (the layer where the solar event takes place) in this brush design. If the p-layer conductor is sufficiently small most of the photons will pass through five thicker layers, in the actual case, the solar brush, with millions of bristles per cm2, would effectively approach the efficiency of 100% of all usable photon energy.
  • The substrate 12 may be a conductive material or a nonconductive material (coated with a conductive material), rigid or flexible. For example, the substrate 12 could be glass, doped silicon, diamond, metal, polymer, ceramics, or a variety of composite materials. Thin metal foil or certain polymers can be used where flexibility is desired. Structural integrity of the nanocable will vary with material choices. In the case of brittle or easily deformable bristles, a flexible substrate material could be used if attached to a rigid or semi-rigid surface. The molded surface/flexible membrane may be of particular help when PV cells are desired for an aerodynamic surface such as an airplane part, the roof of a car, the surface of other vessels or portable devices.
  • Each of the bristles 20 is a discrete nanoscale PV cell. Compared to conventional flat PV cells design where only a single “xy” planar surface is exposed to light, the solar brush 10 has an “xyz” or a three-dimensional surface. Thus, for a given volume, the solar brush 10 has a useful surface area that can be several times to thousands of times greater than the “xy” surface area of conventional PV cells. The area between solar bristles 20 could be sufficiently wide as to make the brush absorptive to the majority of photons. Additionally, the bristles may be thin enough to be partially transparent. This effective transparency and bristle spacing would increase effective energy generation to happen from sunrise to sunset while flat PV cells work optimally when the sun is straight above the PV surface. Because the effective energy generation from the solar brush is expected to be many times higher than conventional PV cell technology, the weight per kilowatt generated would be many times lower. This would allow use in small applications such as charging electronic devices (cell phone, computer, PDA, etc.), use in medium scale applications such as light weight roof-top energy for industrial and agricultural power generation, and use in large applications such as a light weight energy source for transportation (automobile, aircraft, barges). The efficiency of the cell would also enable improved power generation in low light conditions. The wide range of spectrum adsorption may also generate power from infra-red light at night time. Another advantage of using nanocable structures is that the p-n junction associated with each nanocable has a smooth interface that results in a sharper junction. The smoothness is improved at nanoscale as the roughness (measured as rms-root mean square for instance) increases as the scale increases.
  • It should also be noted that though the axes of the bristles 20 are oriented normal (perpendicular) to the plane of the array in the drawings, the axes of the bristles may be tilted slightly (a few degrees from normal) or pronouncedly (e.g., 40-89 degrees). One reason why a tilted configuration may be desirable is to reduce unimpeded penetration of light into the array when the light is traveling in a direction normal to the array.
  • FIG. 3A is a perspective view of the solar brush 10 having a layered structure. The structure in FIG. 3A has a layer A and a layer 13, with each layer having a substrate 12 a, 12 b, the first conductive layer (not shown), the insulator layer (not shown), the second conductive layer (not shown), and bristles 20 a, 20 b. In the layered structure, the substrates 12 a, 12 b, the first conductive layers, the insulator layers, and the second conductive layers of one or both layers may be at least semi-transparent so that light can travel between the layers A and/or B. When the solar brush 10 is layered, the bristles 20 do not have to be as densely arranged as in the single-layer structure to achieve the same efficiency. The layered structure can be made using cruder, and therefore less expensive, equipment than the single-layered structure with densely arranged bristles 20. Although the embodiment shown in FIG. 3A has two layers of approximately the same bristle height, this is not a limitation of a layered brush structure. Photovoltaic cells with layered brush structures can contain as many layers as desired to generate the desired efficiency and power.
  • The layered brush structure can also be used to increase photovoltaic cell efficiency by using a high- and low-band gap material and semiconductor thicknesses tuned for spectral selection. A high band gap material can be used to coat the upper photovoltaic brush, and the low band gap material can be used to coat the lower photovoltaic brush. The upper material would convert higher-energy light to electricity and dissipate much heat. The lower material could convert lower-energy light. This would increase both the efficiency and the life span of the lower brush A.
  • The layered structure does not need to be made of the same material or by the same process. For example, the upper brush could be produced using a conductive/transparent core of silicone and a silicone substrate made from photolithography and chemical vapor deposition and the lower brush made with organic dye technology. This way, the low-band-gap light can easily pass through the upper layer and reach an organic nanocable base. The base may be made from an anodized aluminum template, carbon nanojacket, and wet polymer process. The layers may or may not have the same dimensions and/or composition. The design need not be limited to two types of photovoltaic cells. A multitude of cells can be included with a multitude of photovoltaic materials so long as each cell has adequate transparency for light to reach the cell below.
  • FIG. 38 is a side view of another layered structure wherein the average brush heights are different in the two layers. The embodiment of FIG. 3B illustrates that there can be structural differences between the two layers.
  • FIG. 3C illustrates that a transparent thin film planar device can also be employed as a filter over a brush layer if desired.
  • Thin, minimal reflectance metals such as gold may be layered along with the n- and p-layers to conduct the current so further gains in efficiency might be achieved.
  • One benefit over current technology is, as previously mentioned, that the maximum efficiency for a given material can be achieved. Another potential benefit may be achieved by layering material with different band gaps (energies required to excite electrons). The idea is to have a high band gap material such as GaAs (max efficiency ˜20%, band gap ˜1.4 eV) or CdTe (max efficiency ˜30%; band gap ˜1.6 eV) at the tip of the bristle and a reduced band gap material further down the bristle such as CIS or CIGS type PV material further down (max efficiency of ˜24%, band gap ˜0.8 eV). Photons with low energy will not react with high band gap material but will be available to react with low band gap material further down the bristle at further penetration depths. This could be achieved by CND of CIS material on a nanocable, followed by etching to the top metal core of the nanocable, followed by catalytic growth on top of the nanocable, and the cable would be finished up by electroplating of cdTe/CdS. The solar brush PV cell design could also be a multijunction cell and is a superior architecture for such.
  • A flexible nanopore substrate can be used as the substrate 12 for deposition of metal. The substrate 12 could be a membrane applied to or constructed on a thin conductive sheet, and may be made into any desired shape. After metal deposition in the membrane pores occurs, the bristles 20 are formed. While other PV tapes and films have XY flexibility and strength, they are limited and no other technology allows for XYZ design of a rigid or flexible long lasting solar cell. The varied geometry of the solar brush allows the PV cells to be optimized for solar exposure from a fixed location, optimal aesthetic appeal, and minimal aerodynamic drag for transportation applications. Specific geometries combined with reflective substrates can effectively produce a combined PV film and solar concentrator.
  • There are many combinations of materials that may be used for the solar brush 10. One configuration is to use a Si thin film. Other configurations include CdTe/CdS (CdTe/CdS/SnO2/Indium Tin Oxide(ITO)/glass), GaAs/GaInP, CuInGaSe2, Cu(InxGa1-x)(S, Se)2, CuIn1-xGaxSe1-ySy, CGSe/CdS, CuInxGa1-xTe2/n-InSe. CdS/CIGS interface, ZnS/CIGS, Cu2S—CdS, CuInS2 or a mix of CuxS, CuInS2 and CuIn5S8, Cu(In, Ga)Se2/CdS, CIS/In2Se3, InN, CIS/In2Se3, ZnSxSe1-x. GaInP/GaAs, GaInP/GaAs/Ge, GaAs/CIS, a-Si/CIGS (a-Si is amorphous Si/hydrogen alloy), FeS2, Cu2O, ITO/a-CNx (Al Schottky thin-film carbon nitride solar cells), and MoS2 based solar cells or more general: MX2 (M=Mo, W; X═S, Se) thin films with Ni and Cu additives layers may be used as well. An Al2O3 layer ma be used as a diffusion barrier with the CuInGaSe2 type PV cells. The manufacturing step may include heat annealing at high temperatures to allow for the consolidation of polycrystalline deposits to form a single crystal material or improve the structural integrity and regularity or geometry of the materials. Alternatively, single crystalline growth of layers should be favored by slow growth of the layers at moderate temperatures. Single crystalline deposits are important for optimum electron transport and photon absorption.
  • Deposition of the various materials can include chemical vapor deposition, solution phase deposition, electrochemical deposition, electrochemically induced sol gel deposition, electrochemical atomic layer epitaxy, electroless deposition, e-beam evaporation, sol-gel with electrophoresis or centrifugation, electron beam lithography, scanned probe lithography, pressure injections, polymerization and electropolymerization, and pyrolytic decomposition. Nanocables can also be grown from catalyst sites from chemical vapor deposition, wet or dry etched from a substrate, etc.
  • When designing a PV cell, one of the considerations is the photon flux. The number of photons that make it through the atmosphere at a given point remains relatively constant regardless of modifications in the PV cell that receives them. When determining the appropriate geometry for a PV cell, it is convenient to start by calculating the area of the gaps and the area of the bristle-tops.
  • FIG. 4 is a top view of the solar brush 10 showing the tops of the bristles 20. Although the bristles 20 are shown to be arranged regularly, this arrangement can be changed to suit the application. The tops of the bristles 20 have a combined area of which is calculated as π(D/2)2ρ wherein D is the diameter of the bristle and ρ is the cable density (number of cables/unit area). The total area (Atotal) of the PV cell is W×L. The area of the gaps between the bristles can then be calculated using the following formula:

  • A total =A top +A gap
  • During the same calculation, it is useful to determine if the spacing for a given cable density is viable for given geometries. When the diameter of the nanocable 22 (Dnanocable) is 50 nm, the minimum PV bristle diameter D is about 220 nm. When Dnanocable=150 nm, the minimum PV bristle optical thickness is about 320 nm. The physical diameter of the bristles 20 will be 100-500 nm larger than the diameter of the nanocable 22, but these numbers should be used for the optical diameter calculations because the outer shell is transparent. The optical diameter is used for calculating the solar efficiency, and the physical diameter is used for determining process limits.
  • One preferred density (ρ) range for nanocables is:

  • ρ=106-109 pores/cm2=1010-1013 poers/m2
  • when using track etched membranes. When using metal oxide templates the density range shifts to:

  • ρ=1012-1015 pores/m2
  • For the low density case, there is 1 cable per 10−10 m2, or 1 cable in the center of a 10−5×10−5 square, so the separation between the center of cables is 10−5 m or 10000 nm. From that number, the diameter of the bristle from its center axis (which extends through the length of the nanocable 22) to the n-layer is subtracted. The spacing may not smaller than the cable and is preferably larger, so cases involving unrealistic physical spacing were eliminated from calculations in Table i. Optical spacing, S, is given by the following:

  • S=cable separation(center pt. to center pt.)−diameter a bristle (semitransparent material)
  • After Optical spacing is determined, the areas of the top of the PV bristles (Atop) as well as areas between the bristles (Agap) are determined. Table 1 shows that majority of the planar surface area lies within the gaps of the PV cell, not the bristle tops. However, there are design points that have significant levels of top surface area.
  • TABLE 1
    Planar area calculations for the PV brush.
    Atop (m2) Agap (m2) ρ (#/cm2) D (nm) S (nm)
    3.00 × 10−4 0.9996 106 220 9780
    8.04 × 10−4 0.9989 106 220 9680
    3.80 × 10−2 0.9620 108 370 780
    8.04 × 10−2 0.9892 108 370 680
    1.90 × 10−1 0.8100 5 × 108 220 227
  • Planar area and mass per area are crucial to determine back reflection. For planar cells, reflection bounces much of the light out of the PV cell before it has a chance to be absorbed and generate electricity. However, back reflection can benefit the planar cell by bouncing the light off of the back of the cell to give the cell two opportunities to absorb photons from the same stream of light. However, while the back reflection increases the number of absorptive events in the planar cell, it also increases the amount of heat generated per unit volume. In the case of the solar brush 10, only a fraction of the photons that hit the bristle tops can reflect away from the PV cell.
  • In many cases with the solar brush 10, over 96% of the light fills into Agap. Several things happen to the light that falls into the gap: (a) the light is absorbed, (b) the light continues straight through the bristle into the next nearest bristle (as shown in FIG. 2), and/or (c) the light is reflected down into the solar brush at an angle of reflection equal to the angle of incidence. In each case, the light from the gap continues into the bristle. The majority of the light is either absorbed or continues straight through the brush. Back reflection is a function of material thickness as well as material type. Because the solar brush is made up of millions of thin bristles, they become nearly “transparent.” Thus, in every case except Θ=90° (where Θ is defined as the angle of the sun relative to the plane of the PV cell substrate), back reflection is minimal. If it is assumed that 96% or greater light falls within the gap and each bristle has 90% transparency, then there is a maximum of 0.04% back reflection.
  • The depth and areas of penetrated light are also calculated. This is a measure of how uniformly the light can be dispersed throughout the PV brush. The penetration of light is governed by the following formula:

  • T pen=penetration thickness S=tan Θ
  • The thickness or bristle height is related to the maximum penetration. The average penetration for a light stream in many cases would be about 0/2. However, as Θ approaches 90°, the bottom of the cell could be theoretically flooded with light. However, in reality, this flooding effect is minimal or nonexistent because the light is affected by irregularities in the bristle geometry and can be eliminated by tilting the bristles slightly.
  • Table 2 shows how deep the light penetrates and what fractional area is used on a first pass by dividing Tpen by T, which is the total bristle height. This is a measure of how much the initial light is being diluted. More dilute light leads to lower maximum temperatures or fewer hot spots in the cell, resulting, in improved overall efficiency.
  • TABLE 2
    Penetration percentage for a T = 10 μm cell
    as a function of sun angle above the horizon
    Θ = 10° Θ = 45° Θ = 80° Θ = 90°
    Spacing Penetration Penetration Penetration Penetration
    (nm) (%) (%) (%) (%)
    980 17.24 97.8 100 100.00
    9680 17.07 96.8 100 100.00
    780 1.38 7.8 44.24 100.00
    680 1.20 6.8 38.56 100.00
    227 0.40 2.27 12.87 100.00

    Penetration percentage for a 100 μm cell as a function of sun angle relative to the plane of the PV cell substrate is simply 10 times lower. The penetration is an important design criteria. For transparent cables, if there is 10% penetration, the light will have as few as 10 passes through PV cables, and the average photon would have up to 2.0 passes through the p-n junction since the photon may pass through the p-n junction twice per bristle. It is probably best to set design criteria to target less than 2.0% for most of the day to insure adequate absorption opportunities for the light stream. When Θ goes to 90°, tan Θ goes to ∞, temporarily making the penetration level 100%. Optimization, however, will be a function of field testing results.
  • The total PV absorption area is much greater for the sides of the bristles 20 than for the tops is the surface area available by PV brush which is given by:

  • A cell =T(π)(Dρ/2)
  • where T is the height of the cable, D is the optical diameter of the PV bristle; and ρ is the number of bristles per unit area. The quantity is divided by 2 because it is assumed that most light absorption will come from the sun which is shining on half of the cell at one time. There will be significant absorption events from scattered light as well, but the majority of photons conic directly from the sun. Table 3 summarizes some calculations, and shows that the PV cell surface area increases rapidly with denser cell spacing and bristle height, “Cell spacing” is measured from the center of one bristle to the center of its neighboring bristle.
  • TABLE 3
    PV Brush Area Calculations
    PV Cable Acell Cell
    Height Diameter Density (m2 Brush/m2 Spacing
    (μm) (nm) (#/cm2) planar) (nm)
    50 220 106 0.17 9780
    100 220 106 0.35 9780
    50 220 108 17.28 780
    100 220 108 34.56 780
    50 220 5 × 108 86.40 227
    100 220 5 × 108 172.80 227
    50 320 106 0.25 9680
    100 320 106 0.50 9680
    50 320 108 25.13 680
    100 320 108 50.27 680
  • The penetration area is proportional to the penetration depth, as shown by the following formula:

  • A pen=area initially penetrated by light=T pen(π)(Dρ)
  • Where Agap>>Atop the dilution of light is represented by the following formula:

  • A pen =T pen /T*A total
  • From Apen and Agap (Table 1), a calculation that shows the amount of light dilution that occurs in the cell can be made. The light dilution is important to opportunities for solar absorption events and uniform heating. Wherever there are hot spots there is rapidly degrading conversion efficiency. Wherever there is concentrated light that tends to create hot spots, the ratio of opportunities for an absorption event to the number of photons decreases.
  • TABLE 4
    Dilution levels for PV cells when the sun's angle is at 10°.
    Dilution
    PV Cable Cell (times
    Height Diameter Density Spacing original
    (μm) (nm) (#/cm2) (nm) area)
    50 220 5 × 108 227 15.23
    100 220 5 × 108 227 30.47
    50 320 108 680 4.43
    100 320 108 680 8.86
  • FIGS. 5A-5H illustrate an exemplary method for preparing the solar brush 10 including a metal substrate and bristles of CdTe and CdS. As shown in FIG. 5A, a substrate is prepared by sonicating with ultra pure water (e.g., 18 MΩ) and ethanol in an alternating manner. For example, a metal substrate may be sonicated with ultra pure valor for 10 minutes, then with pure ethanol for 10 minutes, and this water-ethanol cleaning cycle may be repeated two more times. If desired, the cycle may be performed more or less than three times and/or art initial detergent-water, acid-water cleaning, or NaOH/NaCN/detergent electropolish process could be added. The type and amount of cleaning that is appropriate will be a function of how clean the substrate 12 is to begin with and the type of material the substrate 12 is made of.
  • The substrate 12 may be a conductive material metal) or a nonconductive material (e.g., glass or polymer) that is coated with a conductive layer.
  • FIG. 5B illustrates the substrate 12 coated with the first conductive layer 14 that serves as the p-layer conductor in the PV cell. The first conductive layer 14 may be any well-known conductive material deemed suitable by a person skilled in the art, including but not limited to gold, copper, nickel, molybdenum, iron, aluminum, doped silicon, and silver. In one embodiment, a 500-nm layer of gold is evaporated on a glass substrate at 0.2 Å/s using an electron beam evaporator at a pressure under 5×10−6 mbar at room temperature. In other embodiments, electroless plating is used with copper salts or Na3AuSO3 dissolved in 50 mM H2SO4. After metallization of the substrate 12, the surface of the first conductive layer 14 is rinsed with ultra-pure water (e.g. for 1 minute), rinsed with ethanol, and dried with nitrogen.
  • FIG. 5C illustrates a template 30 that may be used to form the bristles 20. The template 30 may be a membrane or porous structure that can be constructed on a conductive base, or the template 30 may be any of the commercially available nano-porous or micro-porous membranes, such as, for example, those made by Whatman Corporation under the trade names Nucleopore®, Anodisc® or and Black Cyclopore®. Track-etched membranes that have pore sizes in the range of 10 nm-5 μm are particularly useful. These track-etched membranes are typically made from polyethyleneterephthalate (PET) or polycarbonate (PC). Membranes may also be partially etched to deliver conical nanocables. Conical nanocables are thought to be significantly stronger than cylindrical nanocables but can be processed in a nearly identical way to the cylindrical nanocable. Selection of the membrane 30 depends on the particulars of the PV cell that is being fabricated. Different pin combinations have different thickness requirements and therefore different cable size requirements. Before electrochemical deposition, the membrane 30 is cleaned and air bubbles expelled from the pores by submerging the membrane 30 in methanol and sonicating for 5 minutes.
  • FIG. 5D illustrates the membrane 30 connected to the substrate 12 that has been coated with the first conductive layer 14. There are a number of ways to connect the membrane 30 to the conductive substrate 12 or the metallized nonconductive substrate 12. For example, a TiO2 solution can be used as a conductive glue to fix the membrane to the surfaces. Alternatively, the membrane can be fixed using a Radionics Silver Conductive Paint®. Some substrates require no adhesion. The membrane is simply placed on top of the substrate provided there is good surface contact. Alternatively, the membrane could be attached to the surface with a clamp, using ultrasonic welding, or by fitting the surface and the membrane into a jig.
  • FIG. 5E illustrates the deposition of metal 32 into the membrane 30 and on the substrate 12. In an illustrative plating process, a Sn sensitizer is applied to the membrane 30 through a 5 to 45-minute immersion in 0.26M SnCl2 and 0.07 M trifluoroacetic acid dissolved in a solvent having a molar ratio of 1:1 methanol to water. The membrane is rinsed with methanol. Sn adheres to the pore walls and outer surface of the membrane. Next, the membrane is immersed in an aqueous solution of 0.029 M ammoniacal AgNO3 for five minutes. This causes a redox reaction where Sn2+ is oxidized to Sn4+ and Ag+ is reduced to elemental A. Some silver oxide is also generated.
  • The pore walls and the membrane 30 become coated with discrete nanoscopic Ag particles. The membrane is rinsed with ethanol and immersed in water. Then the membrane is immersed in a 7.9 mM Na3Au(SO3)2/0.127M Na2SO3/0.625 M formaldehyde solution that has a temperature of −0° C. Gold plating is continued for 10 to 24 hours (time is dependant on pore size), at which time the nanocables are fully formed in the membrane.
  • An alternative way to deposit materials inside membranes entails using electrophoresis or centrifugation sol-gel methods, electrochemical atomic layer epitaxy, chemical vapor deposition, sputtering, E-beam evaporation, thermal evaporation, electron beam lithography, and scanned probe lithography. Alternatively, well known additives can be dissolved in the solution to impart nanocable strength or better electrical connections to the n-layer conductor. Preferably, metal covers all exposed areas of the membrane, substrate, and fills the pores. After the gold deposition, the membrane is soak with water and rinsed 4 times over a 3-hour period and immersed in 25% nitric acid for 12 hours to remove residual Sn or Ag. Finally, the membrane is rinsed with water and air dried. Evaporative metal deposition can also take place in the same manner as in FIG. 5B. One advantage of electroless or electro-deposition is that it does not require a clean room or high temperatures to deposit the metal on the substrate.
  • Alternatively, the membrane may be placed into the electroless plating solution by itself. The top, bottom, sides and pores become metallized. The membrane 30 may be glued as mentioned above to the metallized substrate 12.
  • If desired, atomic layer epitaxy may be used to build a protective cover over the membrane 30. Atomic layer epitaxy may be used as an alternative to electrochemical epitaxy.
  • FIG. 5F illustrates the removal of the membrane 30, leaving the conductive cables (nanowires) 32 attached to the substrate 12. Membrane removal is most commonly done by solvent extraction. Partial membrane removal is often desirable. Layered membranes make it easier to achieve uniform partial dissolution. Generally, dichloromethane is used to not only remove the membrane but also the outer layer of metal leaving, the nanocables. In some cases, the top conductive surface may be removed using ethanol to wipe out the excess after the membrane was coated but before it is immersed in 25% nitric acid. Tape can also be used to remove the outer metal, and may be used in conjunction with further cleaning steps. In some cases, it is possible to physically peel the membrane off.
  • Alternatively, the membrane itself can have the metal pre-deposited therein, or the metal can be deposited into the membrane prior to coupling with the substrate. The metal will fill the pores and coat the outer surfaces of the membrane. The membrane can then be glued with titanium dioxide or silver paste to the substrate prior to membrane dissolution.
  • As shown in FIG. 5F, the membrane 30 may be dissolved until adequate material is left to act as the insulating layer 16. Alternatively, the membrane may be completely dissolved and an insulating layer deposited using any suitable method such as spin coating, CVD, etc.
  • The insulating layer 16 may keep the current from the n-layer and player from short circuiting. The insulator can also limit deposition of PV material to the nanocables. Because insulation eliminates the effects of defects of one cable from affecting its neighbors, processes like electroplating become feasible.
  • Electroplating is a desirable process because of low equipment costs and relatively good material conservation relative to other processes such as sputtering and CVD which deposit material throughout the chamber in addition to in the desired area. The thickness may easily be determined by using various exposure times to dichloromethane and verifying the membrane thickness with scanning electron microscopy.
  • If all of the membrane 30 is removed, excessive material is consumed. This process may be used if a thinner insulating material or a material other than the material the membrane 30 is made of is desired to form the insulating layer 16 in this case, the desired material may be spin-coated on the substrate 12 with polymethylmethacrolate (PMMA) to a thickness of about 1 μm. The PMMA may function as a membrane glue and/or an insulator. Any insulating, material that can be applied to the PV cell be it polymers, silicone dioxide, or any insulator that can have adequate dimensional control during application. The PC membrane may be placed on top of the PMMA and baked at around 100° C. for about an hour.
  • In some embodiments, the insulating layer is eliminated altogether. As long as to the p and n layers are adequately produced, direct contact with the conducting layers is possible.
  • In other embodiments, holes are made in the insulating layer after attachment of the membrane. For example, reactive ion etching (RIE) with oxygen and/or wet etching may be used to drill through the insulating layer 16 to allow the nanocables 32 to connect with the first conductive layer 14.
  • In other embodiments, membrane can actually be used as a masking layer to etch pores in the underlayer, which is the insulating layer 15 in this case.
  • FIG. 5G illustrates the deposition of a p-type semiconductive layer 24. Where the p-type semiconductor is CdTe, for example, the electrochemical deposition is done using 50 mM H2SO4+1 mM CdSO4+0.1 mM TeO2 solutions deoxygenated with nitrogen prior to use at room temperature. The reference electrode may be Ag/AgCl/3 M NaCl and the counter electrode may be a gold wire. Ultra-pure (e.g., 18 MΩ) water rinses are performed between deposition steps with nitrogen drying. A thin layer of Te may be deposited to prevent Cd diffusion into the nanocable. When CdTe layer is deposited in an electrochemical cell from a solution of 0.5M CdSO4 and 2.4×10−4 M TeOZ in water at a pH of 1.6 at 90° C., the optimum deposition potential for a stoichiometric film is −400 mV versus the Pt reference electrode. CdTe is also known to be deposited in ammonia solutions. To deposition on the bristle surface can eliminate Cd diffusion into the core of the PV device. The CdTe layer also can be deposited by ECALE (electrochemical atomic layer epitaxy). ALD (atomic layer deposition in chemical vapor deposition system) or sol-gel. When non-electroplating processes such as CVD-related methods are used, etching can be used to remove the p-type layer 24 at the base of the structure to expose the insulation layer and create isolation between the nanostructures.
  • FIG. 5G also illustrates the deposition of an n-type semiconductive layer 26. Where the n-type semiconductor is CdS. CdS deposition is performed in 1.5 mM SC(NH2)2, 1.5 mM Cd SO4, and 2 mM NH4OH heated to a temperature of about 40-70° C. Under these conditions, a 4.5 minute exposure would lead to a CdS layer of about 30 nm. The CdS layer also can be deposited by ECALE (electrochemical atomic layer epitaxy), ALD (atomic layer deposition in chemical vapor deposition system) or sol-gel. Again, when non-electroplating processes such as CVD-related methods are used, etching can be used to remove the p-type layer 24 at the base of the structure to expose the insulation layer and create isolation between the nanostructures.
  • FIG. 5H illustrates the deposition of the second conductive layer 18 that completes the PV circuit. The second conductive layer 18 may be added using atomic layer epitaxy. This deposition connects the second conductive layer to the base of the n-conductors without contacting the nanocable. Alternatively, a thin layer of electroless metal can be coated as in the process illustrated in FIG. 5B as long as the metal remains thin enough to maintain adequate transparency. Vet another alternative is to apply a transparent conductive polymer such as poly(3-hexylthiophene) (P3HT), poly[2-methoxy,5-(2-ethyl-hexyloxy)-p-phenylene-vinylene] (MEH-PPV), poly (phenylene vinylene) (PPV), and polyaniline to the outside of the nanocables to complete the circuit. The polymer could also provide additional structural support. Since the PV circuit is built on the nanoscale, penetration of the polymer may be challenging. For this reason, thinner solutions may be preferred. However, exposing the upper surface of the PV cell would provide adequate conduction. Preferred polymers are light and oxygen stable. Many different conductive polymers are useful to make the electrical contacts and are described in T. A. Skatherin, Handbook of Conductive Polymers 1, which is incorporated by reference in its entirety.
  • Additionally, gel electrolytes may be used to make the electrical contact for the n-layer as shown in US200410025933, which is herein incorporated by reference. The electrolyte solution could be a combination of poly(4-vinylpyrimidine), poly(2-vinylpyrimidine), polyethylned oxide, polymthanes, polyamides and a lithium salt. The salt could be lithium iodide, lithium bromide, lithium perchlorate, lithium thiocyanate, lithium trifluormethyl sulfonate, and lithium hexafluorophosphate to name a few.
  • Although FIGS. 5A through 5H illustrate an exemplary method of fabricating the solar brush 10, there are many suitable variations of the process. For example, an organic photovoltaic material could be used. For example, PV cells could be made based on Dr. Michael Grätzel and co-worker's technology developed at the Swiss Federal Institute of Technology. The metallic core of the nanobristle could be made of metal oxides based on Ti, Zr, Sn, W, NB, Ta, and Tb. The cables can then be coated with an organic dye such as xanthines, cyaflines, mercocyanines, and phthalocianines, and pyrols. Many of these compounds have been tested by Konarka Corporation and have been developed for low temperature sintering as illustrated in patent application US 2004/00259934. Fortunately, the nanocable eliminates the sintering concerns and allows the organic compound to be easily applied and efficiently used on the surface of the nanobrush.
  • Also, any membrane with micropores can be applied to the substrate 12 to produce the PV brush. Also, any metal deposition should work with nanopores be it chemical vapor deposition, plasma vapor deposition, metal organic vapor deposition, electrochemical deposition (electrochemical epitaxy, under-potential deposition), liquid phase epitaxy, molecular beam epitaxy, hot wail epitaxy, sputtering. E-beam and thermal evaporation, electroless deposition, chemical bath deposition, sol gel and solution methods, vapor-liquid solid methods, sonochemistry methods, and microwave methods.
  • Nanoporous structures of certain metal oxides can be obtained with the metal anodization process instead of, or as a variation of, the method illustrated in FIGS. 5A-5H. Among other systems, Al, Ti, and transparent conductive oxides can be anodically oxidized to form a regular nanopore structure.
  • In one experiment, tin oxide was anodized. Before electro deposition, a thin Au film was sputtered on one side of the aluminum anodically oxidized (AAO) membrane to serve as the conductive layer. Electro deposition of Sn into the pores of the AAO membrane was carried out at a constant current density of 0.75 mA/cm2 for 1 hour in electrolyte containing sodium tricitrate of 25 and tin dichloride of 7 g/L. The Sn embedded in the AAO membrane was anodized at 0 V in 0.2 M boric acid, whose pH value was adjusted to 8.6 by 0.5 M NaOH(aq). The anodization proceeded until the current density dropped to almost zero. The AAO membrane was then removed through wet etching with 0.5 M. NaOH(aq), leaving behind an array of nanoporous tin oxide nanorods. Finally, the samples were calcinated at 500° C. for 3 hours in air.
  • One embodiment of the present invention provides a method of forming nanoporous nanostructures. Using surface alloying, the nanostructure surface may be in changed from smooth to rough. Nanoporous or nano-rough nanostructure obtained by this method is more robust because the nanoporous layer is confined to a few monolayers in the surface (not the entire bristle volume) and still maintains a plain metallic core.
  • To create a nanostructure with a rough outer surface, in one example, a thin film of (e.g., a monolayer of) Cd can be deposited on the surface of the gold bristles mentioned above. Electrochemical deposition of Cd is performed in the under-potential region (at potentials more positive than the Cd bulk deposition potential) for a few minutes and then the Cd layer is removed by switching the potential to more positive values. Stripping the Cd layer leaves a rough Au surface behind. After exposure to corrosive materials, the Cd dissolves, leaving a ragged but sturdy nanocabie with a solid core. Electrochemical deposition of Cd is performed in the under-potential region (at potentials more positive than the Cd bulk deposition potential) for a few minutes and then the Cd layer is removed by switching the potential to more positive values. As before, stripping the Cd layer leaves a rough Au surface behind. The method can be applied to any alloy system that shows alloying at the interface (e.g. Pt-Me (Me=Ag, Pb, Sn, Hg); Au-Me (Me−Ag, Cu, Cd, Pb, Pd, Al, Hg, Sn), Ag-Me (Me=Cd, Ph).
  • In this example, Au nanocables array is the working electrode and the Electrochemical Adsorption-Desorption (ECAD) process is applied to the Au—Cd system. Electrochemical deposition of Cd is carried out at room temperature in 50 mM H2SO4 4+1 mM CdSO4 solution, deoxygenated with nitrogen prior to use. All potentials reported here are relative to normal hydrogen electrode (NHE). The electrochemical deposition of Cd was performed at various potentials in the under potential deposition (UPD) region, i.e. from −0.3 to −0.49 V for various times. During deposition, the morphology of the surface does not change. Thus the formation of the alloy will not deform the bristles and will not affect the nanostructure array. Stripping the cadmium layer by changing the potential to 0.65 V produces to a rough surface. Depending on the deposition conditions (in this case, potential and time), we can control the penetration depth of the alloy.
  • Tailored nanoporous metal nanostructures arrays created by the proposed method may also be suitable for sensor applications, particularly in a biomaterials context, catalyst and electrodes. The nanocable would be coated using the above-mentioned methods but would have at least 10× the surface area of the initial cables. Alternatively, smooth nanocable surfaces can be obtained by electrochemical annealing. This method has several advantages. First, the electrochemical deposition of the subsequent layers (CdTe) can be performed in the same electrochemical cell; this eliminates the contamination during handling the sample (especially for nanostructures with huge surface area, contamination is the most important problem).
  • Second, the nano-rough nanostructure is more robust because the nanoporous structure is confined to a few monolayers in the surface (not the entire bristle volume) and still maintains a plain metallic core.
  • Third, the roughness of the surface can be controlled within a few nanometers (which is in fact the surface layer for a cylinder with a diameter of 100 inn) by varying the deposition conditions so the cable can be made rough while maintaining structural integrity.
  • Fourth, upon subsequent conformal deposit layers of CdTe and CdS, and finally TCO or polymer, the porous structure is further strengthened. The final advantage is that multiple reflections (the light is trapped into the nano-size cavity of a bristle and will have several reflection before it is reflected into the neighbor bristle) increases the efficiency of light absorption.
  • The Cd/Au method is particularly robust.
  • The bristles 20 may be shaped to increase the surface area. For example, the bristles 20 may have “branches” or holes in the nanocable. Holes may be created by depositing the Cd/Au alloy as just described and anodizing.
  • As another alternative to the method of FIGS. 5A-5H, the solar brush 10 in be prepared using a reverse-nanocable fabrication method that is illustrated in FIGS. 6A-6F, the nanocable is formed as one of the last steps in the reverse-fabrication method, the nanocables are prepared after one of the conductive layers, unlike in the method of FIGS. 5A-5H. Titanium isopropoxide may be used as the precursor molecule for the sol-gel preparation of the TiO2 nanostructures.
  • FIG. 6A illustrates a template membrane 60 that may be used for the reverse-fabrication method. The template membrane 60 has a substrate 62 (e.g., soda lime glass). The template membrane 60 is obtained by coating the substrate 62 with a high-purity aluminum layer. A transparent oxide layer is formed using a two-step anodization process: depositing on the aluminum layer, and forming porous aluminum layer columns 67. Substantially all of the high-purity aluminum layer that is coated on the substrate is oxidized to form the aluminum layer columns 67. The area between the porous aluminum columns 67 are pores 64 of the template membrane 60. A conductive or semiconductive layer 66 is deposited on the substrate 62.
  • FIG. 6B illustrates the sol gel deposition of transparent conductive oxide in the pores. Sol gel deposition can be performed in either attached or detached porous membrane. First, titanium isopropoxide is dissolved in 95% ethanol to yield a concentration of typically 20 v/v %. A second solution is then prepared by mixing 25 mL of ethanol with 0.5 mL of water and 0.5 mL of 0.1 M HCl. Equal volumes of the titanium isopropoxide solution and the second solution are then combined to yield the TiO2 sol. The template membrane 60 is then dipped into this sol for the desired amount of time, removed, and allowed to dry in air for 30 min. The sol-containing membrane is then heated in air at 400° C. for 24 hours. This procedure yields TiO2 tubules or fibrils within the pores and TiO2 films on both faces of the template membrane. Electrophoresis and centrifugation can be applied in order to obtain a denser nanostructure. A transparent conductive oxide pillar 68 is formed of any conductive oxide material or, for example, Ti with a conductive oxide material formed thereon by plasma vapor deposition PVD.
  • FIG. 6C illustrates the removal of the porous aluminum columns 67 of the template membrane 60. The surface films can be removed by polishing the template membrane 60 with 1500 grit sand paper or nanoscale milling using ultrashort laser pulses or other wafer fabrication milling techniques. If desired, the alumina template membrane 60 can then be dissolved away b immersion in aqueous base to expose the synthesized TiO2 pillars 68.
  • FIG. 6D illustrates the deposition of a n-type semiconductor layer 70 over the pillars 68. The n-type semiconductor layer 70 may contain CdS, which may be electrochemically deposited. CdS is also deposited on the conductive oxide layer 66 between the pillars 68.
  • FIG. 6E illustrates the deposition of an p-type semiconductor layer 72 over the p-type semiconductor layer 70. The p-type semiconductor layer 72 may contain CdTe, which may be electrochemically deposited. CdTe may also be deposited in the areas between the CdS layers.
  • FIG. 6F illustrates an electroless deposition of a metal contact 74. The metal contact 74 fills the gaps between the CdTe layers, thereby forming the nanocable, which in actuality may appear as a lattice. This process may be especially beneficial for formation of Au and Cu nanocables at extremely high aspect ratios.
  • To create an insulating layer in between nanocables, the top metal contact 74 can be removed to expose the composite surface made of conductive nanowire and p layer. Then, the p layer and n layer can be selectively etched leaving the conductive nanowires sticking out the top surface. Then, an insulating layer can be applied and the surface is then polished to result in a composite surface made of conductive nanowires and insulating layer. Then, a conductive layer is applied which will create the contact with the nanowires.
  • If the aspect ratio is too great, softer nanocables may collapse under their own weight. Tall Au or Cu nanocables may be fragile, and their strength may be increased by alloying Au with other metals or by reinforcing the gold with it hard metal coating. FIGS. 7A-7H illustrate a hard-metal reinforcement process that may be used to strengthen the fragile nanocables. Any hard metal (such as nickel or molybdenum) that works at high temperatures may be used for the metal reinforcement. However, in the interest of clarity, FIGS. 7A-7H will be described using nickel as the reinforcement metal.
  • As shown in FIG. 7A, the metal reinforcement process begins by providing a substrate 80. The substrate 80 is metallized by deposition of a first conductive layer 82, as shown in FIG. 7B. Preferably, the substrate 80 is of the same base metal as the nanocable core to facilitate physically strong junctions at the base of the cable as well as to provide good conductivity. The first conductive layer 82 may have a height of h, as shown. The first conductive layer 82 may be, for example, 99.99% pure aluminum. Then, as shown in FIG. 7C, the first conductive layer is oxidized under controlled temperature and voltage to form a metal oxide porous membrane 84 of a preselected shape having a pore 85. Since not much growth occurs during oxidation, the height of the metal oxide porous membrane 84 remains at approximately h. If desired, an appropriate commercial membrane may be used instead of forming, the metal oxide membrane 84
  • FIG. 7D shows that the metal oxide porous membrane 84 template is exposed to ethylene in an argon environment at a temperature of about 650-750° C. to form carbon nanotubes 86. The exposure ma be done by placing the “template” made of the substrate $0 and the membrane 84 in a heated chamber and adding ethylene to the chamber. Initially, the carbon layer is formed on top of the metal oxide membrane 84 as well as on the base and the inner walls of the pore 85. The carbon layer is, however, removed from the top of the metal oxide membrane 84 and the base of the pore 85, leaving carbon nanotube 86 as shown in FIG. 7D. Etching RIE or wet etching) or polishing may be used to remove select portions of the carbon layer. The carbon nanotubes 86 are formed along the inner sidewalls of the metal oxide membrane 84.
  • FIG. 7E shows nickel deposition, which may be done b electrolytically plating the nickel on the carbon nanotube 86. After deposition, the nickel is heated in air to 400° C. to form a nickel oxide nanotube 86. The nickel nanotube. 8 is then be filled with a core metal 90, such as gold or copper, as shown in FIG. 7F. As shown in FIG. 7G, the template and the nanotubes are exposed to air at 600° C. to burn away the carbon nano tube. As shown, removal of the carbon nanotube 86 leaves a gap 87 separating the nickel-enforced core metal 90 from the metal oxide membrane 84. In FIG. 7H, the metal oxide membrane 84 (in this case aluminum oxide) is removed, for example by being dissolved in sodium hydroxide A nickel enforced nanocable 88+90 remains.
  • If desired, the gap 87 (see FIG. 70) may be filled with a photovoltaic polymer (e.g., an organic polymer) or titanium dioxide. The size of the gap 87, which is determined by the size of the carbon nanotube 85, controls the diameter of the nanocable that ultimately forms. Especially if the gap 87 will be filled with a material that forms the outermost wall of the nanocable, the size of the gap 87 is important in that it determines the thickness of the outermost wall.
  • FIG. 8 is a flowchart summarizing the steps of the hard-metal reinforcement process 92 that is schematically illustrated in FIGS. 7A-7H. First, the substrate is metallized (step 94) by deposition of a conductive layer. A membrane with anodized pores is formed on the metallized substrate (step 95), and carbon nanotubes are formed on the membrane (step 98). A hard metal such as nickel is electroplated on the carbon nanotubes (step 100) so as to form a cavity in the core. The core is then filled with a core metal such as gold or copper (step 102) to form the nanocable. The carbon nanotube is then removed (step 104) and the template is dissolved (step 106) to leave the metal enforced nanocable.
  • If the core metal is gold, which may be too soft, copper nanotube may be formed on the nickel nanotube or instead of nickel nanotube to form a reinforcement for the gold nanocable.
  • Nanocables may also be strengthened by a more precise control of their dimension, as shown in FIGS. 9A-9H. As in the metal reinforcement process of FIGS. 7A-7H, a substrate 100 is provided (FIG. 9A) and metallized (FIG. 9B) by adding a conductive layer 102, which may be 99.99% pure aluminum. An oxide template 104 having a pore 105 is produced (FIG. 9C) by oxidizing the aluminum under controlled conditions. Substantially all of the conductive layer 102 turns into the oxide template 104. Then, as shown in FIG. 9I), a first polymer is deposited on the surface and cured to form a first polymer thin film 106. The polymer deposition (e.g., by inkjet coating) and curing may be performed any number of times to form as man polymer thin films as desired. In FIG. 9E, a second layer of polymer is deposited and cured to form a second polymer thin film 108.
  • As shown in FIG. 9F, the polymer thin films 106, 108 on the top of the membrane and the base of the pore are removed. Next, electroless or electrochemical deposition of metal can take place inside of the pore 105 (FIG. 96). A solvent extraction removes the polymer thin layers 106, 108 and a NaOH extraction removes the metal oxide template 104 to leave a precisely designed nanocable (FIG. 9H). Poly filers such as poly(3-hexylthiophene) (P3HT), poly [2-methoxy, 5-(2-ethyl-hexyloxy)-p-phenylene-vinylene] (MEH-PPV); poly (phenylene vinylene) (PPV), and polyaniline may be used as the polymer thin layers 106, 108. Additionally, any suitable polymer from the Handbook of Conductive Polymers 1 I by T. A. Skathetin or the Handbook of Polymer Coatings for Electronics Chemistry by J. J. Licari and L. A. Hughes may be used.
  • FIG. 10 is a flowchart summarizing the steps of the metal reinforcement process illustrated in FIGS. 9A-914. First, the substrate is metallized (step 112) by deposition of a conductive material on its surface. A membrane (a template) is formed on the metallized substrate, and the membrane has a pore of the desired size and shape that is anodized (step 114). One or more polymer layers are deposited and cured (step 116). The polymer layers on horizontal surfaces, such as the top of the template and the base of the pore, are removed by reactive ion etching (step 118). The pore is filled, with a core metal such as gold or copper (step 120). Then, the polymer layers are dissolved (step 122) and the membrane is removed by solvent extraction (step 124).
  • FIGS. 11A-11I illustrate that organic nanocables may be produced using a carbon jacket process. FIG. 11A shows a substrate 130 with a conductive layer 132 deposited on its surface. In the same manner as described above in reference to FIG. 7C, a metal oxide membrane 134 is formed, wherein the membrane has a pore 135 of the desired shape and size (FIG. 11B). As shown in FIG. 11C, carbon nanotubes 136 are formed on the inner wall of the pore 135 in to manner similar to what is described above in reference to FIG. 7D, and titanium dioxide 138 is used to fill the remaining core portion of the pore 135 (FIG. 11D). As shown, titanium dioxide 138 tills the pore 135 and “overflows” to form a cap 139 above the carbon nanotube 136 and the metal oxide membrane 134. The cap 139 of the titanium dioxide 138 is removed in FIG. 11E, for example by any suitable etching method such as concentrated H2SO4 etch.
  • With the titanium dioxide cap 139 removed, the carbon nanotube 136 is burned off by exposure to air at about 600° C. (FIG. 11F), forming a gap 140 between the titanium dioxide core 138 and the metal oxide membrane 134. An organic Grätzel dye 142 is then deposited to fill the gap 140 and form an organic cap 14 (FIG. 11G). Polymers such a poly(3-hexylthiophene) (P3HT), poly[2-methoxy-5-(2-ethyl-hexyloxy)-p-phenylene-vinylene] (MEH-PPV), poly (phenylene vinylene) (PPV), and polyaniline, or any other suitable polymers from Handbook of Conductive Polymers 1 may be used with the Grätzel dye 142 as conductors. The organic Grätzel dye 142 can be sprayed with an inkjet printer, applied with a rotogravure process, sprayed on and wiped with a doctor blade, etc. The most suitable applications leave the minimum organic cap 141. Following this preliminary removal, the organic cap 141 may be etched (e.g., with RIE) or removed with a solvent wash to complete the removal process (FIG. 11H). Then, the metal oxide membrane 134 is removed, for example by wet etching with a carefully selected etchant NaOH) that preferentially removes the metal oxide over titanium dioxide (FIG. 11I), in some embodiments, the metal oxide membrane 134 is made to be transparent so that its removal is not needed.
  • FIG. 12 is a flowchart summarizing the carbon jacket process illustrated in 11A-11I. As shown, a substrate surface is metallized if needed (step 152). Anodized pores are formed by preparation of the metal oxide membrane on the substrate (step 154), Then, carbon nanotubes are formed on the walls of the anodized pores (step 156), and titanium dioxide is deposited in the remaining core portion of the pores (step 158). Arty titanium dioxide that flowed over and formed a titanium dioxide cap is removed by etching (step 160), exposing the carbon nanotubes. The carbon nanotubes are burned away (step 162), leaving a gap between the titanium dioxide and the metal oxide membrane. An organic polymer is deposited to till this gap (step 164), and any organic polymer that overflows and forms a cap is removed, for example by wet or dry etching (step 166). The metal oxide membrane is then dissolved with NaOH (step 168). The resulting nanocable has a titanium dioxide core reinforced with art organic polymer. This nanocable may be coated with a conductive polymer (step 170) that serves as the n-type conductor.
  • FIG. 13A shows an insulator 181 deposited on a conductor 180. The insulator can be any insulating material such as metal oxide, silicone dioxide, or polymer. The insulator can be applied through CVD or sputtered. It can also be anodically grown from metal deposited on the conductor 181. FIG. 13B shows how the insulator can be wet or dry etched to form a pore that continues through to the conductor 180. FIG. 13C shows that the conductor can then be deposited through electroplating or the electroless deposition methods contained herein. FIG. 13 D shows the conductor partially etched. In the case of silicone dioxide, a KOH solution can be used for etching, in the case of polymers, dichloromethane may be used. FIG. 13E shows the completed nanocable with the p-conductor 180, the insulator 181, the p-layer 182, the n-layer 183, and the TCO 184.
  • FIG. 14 shows the solar brush 10 encapsulated in an optical casing 40 for protection from various environmental elements. The optical casing 40 may also be made of a transparent polymer. The optical easing 40 may be made of film conductive oxides that allow light in but minimize soil and moisture contamination. Common materials for this application include Sn doped Sn2O2, Sn doped In2O3, ZnSnO3, B doped ZnO. F doped In2O, F doped SnO2, F doped Cd2SnO4, F doped ZnO, TIN, Ag, Cd2SnO4, Ge doped In2O3, Ge doped SnO2, Ge doped Zn2SnO4, ZnO/CdS, ZnO/ZnSe (for CdTE and CuInSe2), ZnO/InxSey (for CdTE and CuInSe2), SnO2glass, ZnO/CdS, Cd2SnO4/Zn2SnO4, Zn(Se, OH), Zn(Se, O), and Cd2SnO4/Zn2SnO4. For additional conductivity small wires or metal strips or thin bands of metalized glass can be added for additional conductivity. Metal should be minimized to reduce reflection but be sufficient for adequate conduction of electricity. Traditional casing of low-iron glass and extruded aluminum may also be used as in the case of created a module of a form compatible with existing PV modules.
  • In some embodiments, a back contact is employed. The hack contact could be especially useful for hi-layered photovoltaic cells to reflect the photons from a high hand gap materials at the top of the cell to low band gap materials at the bottom of the cell. The reflection still allows light have single passes through the PV material from reflections. Where a reflective back contact is used, the optical reflector may include Sb2Te3, Ni, NiTe, and Te/CdTe.
  • Soil build up might eventually reduce the effectiveness of the solar cell. Fluorosilicone polymers would greatly reduce soil adhesion and allow maximum cleaning during rain storms. Additionally, any thermally stable material that exhibits the Lotus effect (low surface are for particulate adhesion) may be used to keep dust of the PV cell.
  • To aid the maintenance of the solar cells, an LED or liquid crystal display could indicate power output of solar cell, or operations of PV cell units so that malfunctioning cells could be easily identified and replaced. As mentioned above, there are numerous advantages of the solar brush 10 over conventional PV cells. The solar brush 10 demonstrates a high thermal stability. Unlike nanoparticles, where the linear thermal expansion coefficient increases with the reduction of the average grain size (Cu, for instance). Cu nano-wires show a smaller thermal expansion coefficient than that of the bulk Cu. The high thermal stability is related to the grain boundary structure and high aspect ratio of the nanostructure. Daisy chain connections may also combat potential thermal expansion/contraction issues by minimizing chip size and then connecting them opposed to having a large sheet that would have a higher potential for stress cracking due to thermal expansion contraction. Daisy chains between cells could also add flexibility to a PV brush array. To accomplish this, the cells may have special interlocking mechanism to serve the dual purpose of a being a robust carrier of the film during processing and to speed assembly.
  • Because the method describes growth of conductors on a conductive sheet, the failure rate that plagues current PV cell manufacturing will be greatly improved giving further cost/efficiency advantages.
  • A further advantage of the PV brush is that the distance electrons diffuse through the semiconductive layer to the conductive layer is shorter than that of conventional PV cells thereby reducing internal resistance of the PV cells to deliver further power generation efficiencies. Because the PV bristles are thin, they use a small fraction of the material required for planar cells. A variety of organic and inorganic semiconductors can be applied to the conductive core and thicknesses can easily be optimized for power generation and stability.
  • Besides solar panels, nanoelectronic assemblies can also be used for light generation in optical chips. Optical chips are widely thought to be the replacement for semiconductor chips. Optical chips have narrow pathways that light can travel unhindered while semiconductor chips are limited by electric field effects between on circuit and the next. A micro light source with unique color attributes could be essential for optical chip technologies. The nanoelectric assemblies can also be used as a nanolight source for such chips. Additionally, the nanodiodes can be used in a flat screen display for an ultra sharp video monitor. Additionally, the nanodiodes can be used for very energy efficient lighting.
  • The PV brush has flexible manufacturing, options including membrane manufacturing technologies or photolithography e-beam, low density layered mechanical scoring, nanoporous templated, electroplating, and electrical arcing. These manufacturing methods can be used on a variety of membrane/nanoporous media which allows cell to be shaped and hardened to geometry that has maximum solar efficiency, maximum aerodynamic efficiency, maximum aesthetic appeal or a combination of the aforementioned attributes. Flexible units can also be achieved by daisy chain connection between small rigid units or from the use of a flexible substrate. At high temperatures, uneven thermal expansion can cause cracking and wear as well. High temperature degradation is mitigated because each component of this PV cell can be sized to minimize thermal expansion and can be further optimized with flexible expansion join conductive connections between PV arrays. Additionally, the greater surface area of the solar brush will reduce thermal heat generated under the PV solar cell compared to the conventional flat unit which could greatly reduce unwanted heat buildup. One further advantage is that micro conductors often have reduced resistance at higher temperatures; therefore, the PV brush could be able to transfer energy more effectively than conventional PV cells at higher operating temperatures.
  • Finally, the geometry can be used to trap or release heat. If heat were found to be detrimental to energy above a certain point, the unit could be designed with vents. However, it should be noted that performance of nanocables may be different that than large scale wires. While large scale wires/cables have higher resistance to electrical flow at high temperatures, energy flow may improve due to improved flow through grain boundaries in nano-scale structures.
  • Power generation is a function of average power per day. The median sun hours for various cities in California is 6.18 kW/(day*m) according to a Go Solar® Company web page at www.solarexpert.com/Pvinsolation.html. On average, solar energy is drawn from about 6 hours per day based on the data made publicly available by National Renewable Energy laboratory findings. The distribution is commonly given as a Gaussian curve, which has the following distribution:
  • f ( x ) = e ( - ( x - μ ) 2 2 σ ) σ 2 π
  • Assuming an average of μ=6 hours, a standard deviation of σ=1 hour, and integrated power of 6.18 kwh/m2 for an average day gives a maximum energy. When x=μ, the theoretical maximum power generated is about 4.933 kWhr/m2. Based on EU studies of layering, the importance of having each solar event near the p-n junction, and reduced hot spots, the CdTe system may approach its theoretical efficiency limit. Efficiency could get as high as 30% with the single layer systems and potentially higher if we combined a high and low band gap system (discussed earlier). The distributions are shown in FIG. 15.
  • The power calculation works out as follows

  • P=6.18 kWh/(m2×d)
  • from the mean values for a California city

  • P Brush =P×E×O
  • Thus, where E=29 (29% efficiency) for a CdTe/CdS PV cell and O=the orientation am 1.44 (44% gain), PBrush=2.60 kWhr/(m2×d) (average day in the mean city in CA). However, it should be noted that the brush can pick up about a 44.8% gain in efficiency by because it would require little if any sun orientation adjustments. The orientation of the solar brush 10 may have a large effect on performance. Planar PV modules lose up to 44% power from poor orientation and often need to be reoriented using a “solar compass”. Due to its unique design, the solar brush 10 does not require reorientation.
  • If electrical current through the PV device is sufficiently high, a cooling systems that could either be used to generated thermoelectric power (i.e. steam turbine type of power generation) or water beating systems for home use could also be possible.
  • A majority of the light from the sun is scattered from the atmosphere. Collecting scattered light using the solar brush 10 should lead to even higher energy production. Further energy gains from multi-junction solar cells may hump the efficiency to double what is believed to be currently possible.
  • The solar brush 10 will probably approach the theoretical maximum efficiency for a given material. Because the brush can be made nearly transparent, most of the light continues to travel through the cell. For practical purposes, the brush would appear to be of ∞ thickness. Because the bristles can be designed just thick enough for stable solar absorption, each absorptive event would happen near the p-n junction. The occurrence of the absorptive event near the p-n junction improves cell efficiency. Another key to improving cell efficiency is to reduce localized heating. Each time there is solar absorption, part of the energy ejects the electron and part of the energy heats the cell. The heating reduces the efficiency of the cell. When cells rely on hack reflection, they are also doubling the heat load for a given areas. As the sun moves across the sky, the penetration angle is changing and the trajectory of the solar stream is changing so there is a greater quantity of “fresh” material for the photons to impact. With the solar brush 10, more of the absorption events can be made to occur near the p-n junction through control of the layer thicknesses, and the light stream will pass through greater amounts of PV material. Multiple junction material is believed to be the key to maximum efficiency in the future. Table 5 shows efficiency potential, band gap, and field efficiencies for several materials.
  • TABLE 5
    Efficiencies of photovoltaic material
    Theoretical Laboratory Field Band
    Maximum Maximum Efficiency Gap
    Material Efficiency (%) Efficiency (%) (%) (eV)
    Single Crystal SI 27 23.5 14.0-17.0 1.1
    Si HIT single 27 21.0 15.5-16.5 1.1
    crystal
    Si Poly Crystal 27 20.0 11.5-14.2 1.1
    Si Ribbon 27 17 11.0-13.0 1.1
    CIS 24 18  9.0-11.5 0.9
    GaAs 30 1.4
    CdTe 29 17  8.0-10.0 1.5
    Amorphous Si 25 13.0 5.0-9.5 1.7
    Indium Gallium  31* 17  8.5-11.05 0.8
    Nitride
    Graetzel
     20* 10.9 45
    Polymer  9* 4.9 1.0-2.5
    *indicates that the value is an estimate.

    Efficiency compares favorably with current technologies to give the maximum power increases. Table 6 shows the potential energy efficiency and power generation capability in the state of California.
  • TABLE 6
    Potential energy efficiency and power generation in California
    Material Efficiency kW*hr/Day/m2
    PV Brush (CdTe) ~29 2.60
    Single Crystal Si 17 1.19
    Polymer 2.0 0.11
  • Power generation and effective areas for the brush can be significantly boosted through the use of a solar concentrator. A solar concentrator could redirect large areas of light perpendicular to the surface, thereby utilizing the surface area at the depths of the brush. Only light angles close to 90 can penetrate a high area shell. The penetration depth in shown by FIG. 1 is the spacing distance between bristles times tan Θ. As Θ approaches 90°, tan Θ approaches ∞ and the required penetration level is achieved. The effective area of the solar cell is calculated by adding the penetration dept by the bristle height and multiplying it by the area. The power output of a high efficiency, high area solar cell in one embodiment is between 50 and 285 kW/day/m2 with a solar concentrator. The output ranges compare favorably with the maximum output of 0.94 kW/day/m2 based on the best known field results ever for single silicon PV arrays that are produced with a process which is probably much more costly than the methods and structures presented herein.
  • Konarka uses a technology where printed polymers generate energy from all visible spectra. As described in http://www.konarkatech.com/about/, PV polymers are printed on polymer sheets. Materials are produced by injecting a dye into titanium dioxide and printing the material on to polymers. The Konarka technology is expected to yield 10% efficiency and last about 8 years. In comparison, the materials disclosed herein that are used for the solar brush 10 have a lifespan in the 25 to 30 year time frame. Konarka's process may be IOU times less expensive than the solar brush 10 but produces PV cells of only around 2% efficiency. Furthermore, these PV cells would not have a form that is compatible with concentrators. Therefore, the maximum power Konarka's PV film would expect to generate on a given day would be about 0.11 kW/m, and the brush could generate between 450 and 2.500 times the power that the Konarka system generates.
  • Table 7 illustrates the power generation for 8″ disk PV cells. Reference is made to Table 3, above, for definitions of column headings.
  • TABLE 7
    High efficiency solar cell power generation for 8″ disk PV cells.
    Estimated High
    Efficiency
    Bristle Bristle Cable Power
    Height Diameter Density Area Generation
    (μm) (nm) (#/m2) (m2/m2 planar) (kWhr/m2*day)
    50 220 5 × 1012 172.76 48.06
    100 220 5 × 1012 345.52 96.12
    50 370 1 × 1012 50.26 13.98
    100 370 1 × 1012 100.54 27.96
  • Solar brushes 10 may be made from disks of 11″ diameter, or can be grown from any dimension films using oxide templates. They can use existing photolithography and sputtering machines. If an 8″ diameter disk is used, it would generate the power equivalent of 0.97 to 5.58 m2 planar photovoltaic cells. If a perfect reflector were used in the solar collector, the minimum dish size would range from a diameter of 1.1 m to 14.8 in for full utilization of the PV cell area. Because perfect reflectors do not exist, some of the energy would be lost to absorption and misdirected reflections, A 2 to 2.5 in diameter may be used to generate the maximum energy. Smaller units can be produced if desired, the size being a function of the power requirements and the installation location. The 8″ disk could generate 1.6 to 24.42 kW/day depending on the final area and thickness of material on a disk. The system is also preferably sized to allow proper current conduction without undue system heating of the substrate metal.
  • The small disk size will allow easy cleaning and reduce efficiency losses over time. Since the area of the central disk is so small, it may be designed to snap in and out to be cleaned in a way that is impractical for larger cells.
  • The wide range of methods to form nanocables on either flexible or rigid substrate that is shaped to a given specification then hardened impacts the efficiency of the film.
  • Hard coatings such as TiN, ZrN, or HfN that have melting points around 3,000° C. may be used for certain layers to minimize reflectance or as a reinforcement “jacket” to increase the hardness of the nanocables.
  • While various embodiments have been described above, it should be understood that they have been presented by way of example only, and not limitation. Thus, the breadth and scope of a preferred embodiment should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the following claims and their equivalents.

Claims (168)

1-36. (canceled)
37. A photovoltaic structure, comprising:
an array of photovoltaic nanostructures; and
a photovoltaic device, the photovoltaic device being at least semi-transparent,
wherein the array is positioned relative to the photovoltaic device such that light passing through the photovoltaic device strikes the array.
38. The photovoltaic structure as recited in claim 37, wherein the array of photovoltaic nanostructures is arranged in a brush configuration.
39. The photovoltaic structure as recited in claim 37, wherein axes of the photovoltaic nanostructures are tilted from a direction normal to a plane of the array.
40. The photovoltaic structure as recited in claim 37, wherein the photovoltaic device is formed of planar photovoltaic layers.
41. The photovoltaic structure as recited in claim 37, wherein the photovoltaic device is a second array of photovoltaic nanostructures.
42. The photovoltaic structure as recited in claim 41, wherein the first and second arrays of photovoltaic nanostructures are arranged in a brush configuration, wherein a height of the photovoltaic nanostructures in the first array is different than an average height of the photovoltaic nanostructures in the second array.
43. The photovoltaic structure as recited in claim 41, wherein the photovoltaic nanostructures of the first array have the same composition as the photovoltaic nanostructures of the second array.
44. The photovoltaic structure as recited in claim 41, wherein the photovoltaic nanostructures of the first array have a different composition than the photovoltaic nanostructures of the second array.
45. The photovoltaic structure as recited in claim 44, wherein the photovoltaic nanostructures of the first array comprise an organic material, wherein the photovoltaic nanostructures of the second array comprise inorganic materials.
46. The photovoltaic structure as recited in claim 44, wherein the photovoltaic nanostructures of the first array comprise inorganic materials, wherein the photovoltaic nanostructures of the second array comprise inorganic materials.
47. The photovoltaic structure as recited in claim 41, wherein the nanostructures of the second array are coated with at least one high bandgap material, and the nanostructures of the first array are coated with at least one low bandgap material.
48. The photovoltaic structure as recited in claim 37, wherein the array of photovoltaic nanostructures is encapsulated in a substantially transparent optical casing.
49. The photovoltaic structure as recited in claim 37, wherein the array of photovoltaic nanostructures is divided into a plurality of cells, the cells being interconnected by daisy chain connections.
50. A photovoltaic structure, comprising:
a first array of photovoltaic nanostructures as recited in claim 81; and
a second array of photovoltaic nanostructures positioned relative to the first array such that light passing through the second array strikes the first array.
51. The photovoltaic structure as recited in claim 50, wherein the first and second arrays of photovoltaic nanostructures are arranged in a brush configuration, wherein a height of the photovoltaic nanostructures in the first array is different than an average height of the photovoltaic nanostructures in the second array.
52. The photovoltaic structure as recited in claim 50, wherein the photovoltaic nanostructures of the first array have a different composition than the photovoltaic nanostructures of the second array.
53. The photovoltaic structure as recited in claim 52, wherein the photovoltaic nanostructures of the first array comprise an organic material, wherein the photovoltaic nanostructures of the second array comprise inorganic materials.
54. The photovoltaic structure as recited in claim 52, wherein the photovoltaic nanostructures of the first array comprise inorganic materials, wherein the photovoltaic nanostructures of the second array comprise inorganic materials.
55. The photovoltaic structure as recited in claim 50, wherein the nanostructures of the second array are coated with at least one high bandgap material, and the nanostructures of the first array are coated with at least one low bandgap material.
56. The photovoltaic structure as recited in claim 50, wherein each array of photovoltaic nanostructures is arranged in a brush configuration, wherein heights of the photovoltaic nanostructures in the first array are different than heights of the photovoltaic nanostructures in the second array.
57. The photovoltaic structure as recited in claim 50, wherein axes of the photovoltaic nanostructures in each array are tilted from a direction normal to a plane of the array.
58. The photovoltaic structure as recited in claim 50, wherein at least one of the arrays of photovoltaic nanostructures is encapsulated in a substantially transparent optical casing.
59. The photovoltaic structure as recited in claim 50, wherein the arrays of photovoltaic nanostructures are divided into a plurality of cells, the cells being interconnected by daisy chain connections.
60. A photovoltaic structure, comprising:
multiple arrays of photovoltaic nanostructures arranged in a stacked configuration, wherein at least some of the light striking a first of the arrays passes through the first array and contacts the array or arrays below the first army,
wherein a material coating the first array has a relatively higher bandgap than a material coating a last array,
wherein a material coating an array between the first array and the last array has a relatively lower bandgap than the material coating the first array and a relatively higher bandgap than the material coating the last array.
61. A method for forming a photovoltaic structure, comprising:
coupling a photovoltaic device to an array of photovoltaic nanostructures, the photovoltaic device being at least semi-transparent,
wherein the array is positioned relative to the photovoltaic device such that light passing through the photovoltaic device strikes the array.
62. The method as recited in claim 61, wherein the array of photovoltaic nanostructures is arranged in a brush configuration.
63. (canceled)
64. (canceled)
65. (canceled)
66. (canceled)
67. (canceled)
68. (canceled)
69. (canceled)
70. (canceled)
71. (canceled)
72. A method for forming a photovoltaic structure, comprising:
coupling a first array of photovoltaic nanostructures as recited in claim 81 to a second array of photovoltaic nanostructures, the second array of photovoltaic nanostructures being positioned relative to the first array such that light passing through the second array strikes the first array.
73. The method as recited in claim 72, wherein the first and second arrays of photovoltaic nanostructures are arranged in a brush configuration, wherein a height of the photovoltaic nanostructures in the first array is different than an average height of the photovoltaic nanostructures in the second array.
74. The method as recited in claim 72, wherein the photovoltaic nanostructures of the first array have the same composition as the photovoltaic nanostructures of the second array.
75. The method as recited in claim 72, wherein the photovoltaic nanostructures of the first array have a different composition than the photovoltaic nanostructures of the second array.
76. The method as recited in claim 75, wherein the photovoltaic nanostructures of the first array comprise an organic material, wherein the photovoltaic nanostructures of the second array comprise inorganic materials.
77. The method as recited in claim 75, wherein the photovoltaic nanostructures of the first array comprise inorganic materials, wherein the photovoltaic nanostructures of the second array comprise inorganic materials.
78. The method as recited in claim 72, wherein the nanostructures of the second array are coated with at least one high bandgap material, and the nanostructures of the first array are coated with at least one low bandgap material.
79. The method as recited in claim 72, wherein each array of photovoltaic nanostructures is arranged in a brush configuration.
80. The method as recited in claim 72, wherein axes of the photovoltaic nanostructures in each array are tilted from a direction normal to a plane of the array.
81. A structure, comprising:
an array of nanostructures extending upwardly from a substrate and having free ends positioned away from the substrate, each of the nanostructures having an electrically conductive metallic nanocable therein, the nanocables being characterized as having a spacing and surface texture defined by inner surfaces of pores of a template, wherein longitudinal axes of the nanocables are oriented parallel to each other; and
each of the nanostructures also having at least one layer overlaying the nanocable thereof,
wherein the at least one layer creates a photovoltaically active p-n junction in an interior of the respective nanostructure,
wherein a gap is present between outer surfaces of the nanostructures.
82. The structure as recited in claim 81, wherein the nanocables and the at least one layer overlying the nanocables form bristles, wherein no solid fill material is present between upper portions of the bristles, wherein the bristles have rounded cross sectional peripheries taken perpendicular to longitudinal axes of the bristles.
83. The structure as recited in claim 81, wherein the template is partially removed from an area adjacent portions of the nanocables thereby exposing the portions of the nanocables above a portion of the template that remains including free ends of the nanocables, wherein a thickness of the template that remains is less than a thickness of the array of nanocables, said thicknesses being measured in a direction perpendicular to a plane of the substrate.
84. The structure as recited in claim 83, further comprising an electrically insulating layer extending along the substrate, wherein at least a portion of the insulating layer is the template.
85. The structure as recited in claim 81, wherein the nanocables have substantially uniform peripheries.
86. The structure as recited in claim 81, wherein the nanocables in the array are characterized as having a spacing and surface texture defined by inner surfaces of voids of a membrane template.
87. The structure as recited in claim 81, wherein the at least one layer is an electroplated layer.
88. The structure as recited in claim 81, wherein the at least one layer has a physical structure characterized by formation by chemical vapor deposition and etching.
89. The nanostructure as recited in claim 81, wherein the nanostructures are elongate, wherein axes of the nanostructures are tilted from a direction normal to a plane of the substrate.
90. The structure as recited in claim 81, further comprising an optical casing filling in the gap between the nanostructures.
91. A structure, comprising:
a substrate;
an array of nanocables extending from the substrate, portions of the nanocables being characterized as having a spacing, shape and surface texture defined by previously-present inner surfaces of pores of a template that has been at least partially removed, wherein the previously-present inner surfaces of the pores of the template are not present adjacent the portions of the nanocables;
an electrically insulating layer extending along the substrate in a gap between the nanocables; and
at least one layer overlaying the nanocables.
92. The structure as recited in claim 91, further comprising a portion of the template extending along the substrate, the portion of the template having a thickness that is less than a previous thickness thereof at a time when the nanocables were formed therein, said thickness being measured in a direction perpendicular to a plane of the substrate, the template being electrically insulative.
93. The structure as recited in claim 92, wherein a thickness of the template is less than a longitudinal length of the nanocables.
94. The structure as recited in claim 93, wherein a remaining portion of the template is the insulating layer.
95. The structure as recited in claim 91, wherein the nanocables have substantially uniform peripheries, the nanocables having rounded cross sectional peripheries taken perpendicular to longitudinal axes thereof.
96. The structure as recited in claim 91, wherein the template is a membrane.
97. The structure as recited in claim 91, wherein the at least one layer is an electroplated layer.
98. The structure as recited in claim 91, wherein the at least one layer has a physical structure characterized by formation by chemical vapor deposition and etching.
99. The nanostructure as recited in claim 91, wherein the nanostructures are elongate, wherein axes of the nanostructures are tilted from a direction normal to a plane of the substrate.
100. The structure as recited in claim 91, wherein the at least one layer creates a photovoltaically active p-n junction.
101. A method for creating a nanostructure, comprising:
depositing material in a template for forming an array of nanocables;
removing only a portion of the template such that the template forms an insulating layer between the nanocables; and
forming at least one layer over the nanocables.
102. The method as recited in claim 101, wherein the at least one layer is formed by electroplating.
103. The method as recited in claim 101, wherein the at least one layer creates a photovoltaically active p-n junction.
104. The method as recited in claim 101, wherein the at least one layer is formed by chemical vapor deposition.
105. The method as recited in claim 101, wherein forming the at least one layer over the nanocables includes sputtering a layer of CIS, CIGS, or CdTe/CdS over the nanocables.
106. A method for creating a nanostructure, comprising:
depositing material in a template for forming an array of nanocables;
removing the template;
forming an insulating layer between the nanocables; and
forming at least one layer over the nanocables.
107. The method as recited in claim 106, wherein the at least one layer is formed by electroplating.
108. The method as recited in claim 106, wherein the at least one layer is formed by chemical vapor deposition, and further comprising the step of etching to expose the insulating layer.
109. The method as recited in claim 106, wherein the at least one layer creates a photovoltaically active p-n junction.
110. The method as recited in claim 106, wherein forming the at least one layer over the nanocables includes sputtering a layer of CIS, CIGS, or CdTe/CdS over the nanocables.
111. A method for creating a nanostructure, comprising:
depositing material in a template for forming an array of pillars;
removing the template;
forming at least one layer over the pillars such that the pillars are covered by the at least one layer; and
depositing a metal contact over the at least one layer such that the at least one layer is covered by the metal contact.
112. The method as recited in claim 111, further comprising applying a template material to a substrate, and selectively removing portions of the material for creating the template.
113. The method as recited in claim 112, wherein the template material is initially a substantially pure metal, wherein the selectively removing portions of the material includes oxidizing the substantially pure metal.
114. The method as recited in claim 111, wherein the material is deposited in the template using sol gel deposition.
115. The method as recited in claim 111, wherein the at least one layer creates a photovoltaically active p-n junction.
116. The method as recited in claim 111, wherein forming the at least one layer over the pillars includes sputtering a layer of CIS, CIGS, or CdTe/CdS over the pillars.
117. A nanostructure, comprising:
a nanocable having a roughened outer surface and a solid core.
118. The nanostructure as recited in claim 117, wherein the roughened outer surface includes pores.
119. The nanostructure as recited in claim 117, wherein the roughened outer surface includes cavities.
120. The nanostructure as recited in claim 117, wherein the core is formed of a metal.
121. The nanostructure as recited in claim 120, wherein the core is selected from a group consisting of gold, silver and platinum.
122. The nanostructure as recited in claim 117, wherein the nanocable has a surface area that is at least ten times an outer surface area of a smooth solid cylinder having identical average dimensions as the nanocable.
123. The nanostructure as recited in claim 117, further comprising at least one layer formed over the roughened outer surface, the at least one layer creating a photovoltaically active p-n junction.
124. The nanostructure as recited in claim 123, wherein the roughened outer surface is reflective.
125. A nanostructure, comprising:
an array of nanocables each having a roughened outer surface and a solid core, the roughened outer surface including reflective cavities; and
at least one layer formed over the roughened outer surfaces of the nanocables, the at least one layer creating a photovoltaically active p-n junction.
126. The nanostructure as recited in claim 125, wherein the core is formed of a metal.
127. The nanostructure as recited in claim 126, wherein the core is selected from a group consisting of gold, silver and platinum.
128. The nanostructure as recited in claim 125, wherein each nanocable has a surface area that is at least ten times an outer surface area of a smooth solid cylinder having identical average dimensions as the nanocable.
129. A method for creating a nanocable with a rough outer surface, comprising:
plating a metal over the surface of a metallic nanocable such that the metal forms an alloy with the nanocable at the surface of the nanocable; and
removing the metal from the surface of the nanocable, wherein the outer surface of the nanocable is rough upon removal of the metal.
130. The method as recited in claim 129, wherein the metal is plated at a potential in an under-potential deposition region, wherein the metal is removed at least in part by switching the potential to a relatively more positive value.
131. The method as recited in claim 129, wherein the metal is removed at least in part by exposure to a corrosive material.
132. The method as recited in claim 129, wherein the roughened outer surface includes pores.
133. The method as recited in claim 129, wherein the roughened outer surface includes cavities.
134. The method as recited in claim 129, wherein the nanocable is formed of a material selected from a group consisting of gold, silver and platinum.
135. The method as recited in claim 129, wherein the surface area of the nanocable after removing the metal is at least ten times an outer surface area of the nanocable prior to plating the metal.
136. The method as recited in claim 129, further comprising forming at least one layer over the rough outer surface, the at least one layer creating a photovoltaically active p-n junction.
137. The method as recited in claim 136, wherein the roughened outer surface is reflective.
138. A method for creating a nanostructure, comprising:
plating a metal over the surface of a metallic nanocable such that the metal forms an alloy with the nanocable at the surface of the nanocable;
removing the metal from the surface of the nanocable, wherein the outer surface of the nanocable is rough upon removal of the metal, wherein the roughened outer surface includes at least one of pores and cavities;
forming at least one layer over the rough outer surface, the at least one layer creating a photovoltaically active p-n junction.
139. (canceled)
140. (canceled)
141. (canceled)
142. A reinforced structure, comprising:
a nanotube of a first material;
a nanocable of a second material in the nanotube, wherein the first material is more rigid than the second material; and
a pair of layers over the nanotube, the pair of layers forming a photovoltaically active p-n junction.
143. The reinforced structure as recited in claim 142, wherein the first material has a higher heat resistance than the second material.
144. A method for creating a reinforced nanostructure, comprising:
forming a nanotube of a first material in a template; and
forming a nanocable of a second material in the nanotube.
145. (canceled)
146. (canceled)
147. (canceled)
148. (canceled)
149. (canceled)
150. (canceled)
151. (canceled)
152. (canceled)
153. (canceled)
154. (canceled)
155. A method for creating a reinforced nanostructure, comprising:
forming a nanotube of a first material in a template;
forming a nanocable of a second material in the nanotube;
removing the nanotube from between the template and the nanocable; and
depositing a reinforcing layer between the template and the nanocable.
156. The method as recited in claim 155, wherein the reinforcing layer is formed of a material that is more rigid than the second material.
157. The method as recited in claim 155, wherein the reinforcing layer is formed of a material that has a higher heat resistance than the second material.
158. The method as recited in claim 155, wherein the reinforcing layer is formed of an organic material.
159. The method as recited in claim 155, further comprising at least partially removing the template.
160. A method for creating a nanocable through etching a membrane on a conductor comprising:
depositing material in a template for forming an array of nanocables;
removing the template;
forming an insulating layer between the nanocables; and
forming at least one layer over the nanocables.
161. A method for creating an array of nanocables having a defined dimension perpendicular to an axis thereof, comprising:
forming a nanotube of a polymeric material in a template; and
forming a nanocable of a second material in the nanotube.
162. The method as recited in claim 161, wherein the nanotube comprises at least two layers of polymeric material.
163. The method as recited in claim 161, wherein forming the nanotube includes depositing multiple layers of polymeric material for defining an outer dimension of the nanocable.
164. (canceled)
165. The method as recited in claim 161, further comprising at least partially removing the template.
166. A method for creating an array of nanocables having a defined dimension perpendicular to an axis thereof, comprising:
determining a desired dimension of a nanocable in a direction perpendicular to an axis thereof;
depositing multiple layers of polymeric material onto surfaces of pores of a template thereby forming a nanotube having an inner surface defining a void of about the desired dimension of the nanocable; and
forming a nanocable of a second material in the nanotube.
167. The method as recited in claim 166, further comprising removing at least a portion of the polymeric material.
168. The method as recited in claim 166, further comprising at least partially removing the template.
169. The structure as recited in claim 81, wherein each of the nanocables is an electroplated member.
170. (canceled)
171. The structure as recited in claim 81, wherein thicknesses of the nanocables measured along longitudinal axes thereof are about the same.
172. The structure as recited in claim 81, wherein each of the nanocables has about a constant cross sectional diameter along a longitudinal length thereof.
173. The structure as recited in claim 91, wherein the nanocables and the at least one layer overlying the nanocables form bristles, wherein no solid fill material is present between upper portions of the bristles.
174. The structure as recited in claim 91, wherein longitudinal axes of the nanocables are oriented parallel to each other.
175. The structure as recited in claim 91, wherein each of the nanocables is an electroplated member.
176. The structure as recited in claim 91, wherein thicknesses of the nanocables measured along longitudinal axes thereof are about the same.
177. The structure as recited in claim 91, wherein each of the nanocables has about a constant cross sectional diameter along a longitudinal length thereof.
178. The structure as recited in claim 142, wherein the nanocable is electrically conductive.
179. The structure as recited in claim 178, further comprising an array of the nanotubes having the nanocables therein and the pair of layers thereover extending from a common substrate, the nanotubes having longitudinal axes oriented parallel to one another.
180. The structure as recited in claim 81, wherein the free ends of the nanostructures are opposite to ends of the nanostructures closest to the substrate.
181. The structure as recited in claim 81, wherein the at least one layer creating the photovoltaically active p-n junction in the interior of the respective nanostructure overlays outside surfaces and the free ends of the nanocables.
182. The structure as recited in claim 83, wherein the at least one layer creating the photovoltaically active p-n junction in the interior of the respective nanostructure overlays outside surfaces of the exposed portions of the nanocables above the remaining portion of the template, the at least one layer extending along the outside surfaces of the exposed portions of the nanocables from the remaining portion of the template to the free ends of the nanocables.
183. The structure as recited in claim 81, wherein the template extends only along lower portions of the nanocables, the individual free ends of the nanostructures protruding above the template.
184. The structure as recited in claim 183, wherein upper portions of the nanocables above the template are characterized as having a spacing, shape and surface texture defined by pores of a previously-present portion of the template that defined the upper portions of the nanocables.
185. The structure as recited in claim 81, wherein the nanocables are nanorods or filled nanotubes, over which the at least one layer is formed.
186. The structure as recited in claim 81, wherein the template is not present in the structure.
187. The structure as recited in claim 91, wherein the template is not present in the structure.
188. The structure as recited in claim 91, wherein the template is no longer present or only partially remains and extends along the nanocables to a point on each nanocable below the upper portion of the nanocable.
189. A structure, comprising:
a substrate;
an array of nanocables extending from the substrate, upper portions of the nanocables being characterized as having a spacing, shape and surface texture defined by pores of a template that is no longer present or that only partially remains and extends along the nanocables to a point on each nanocable below the upper portion of the nanocable;
an electrically insulating layer extending along the substrate in a gap between the nanocables; and
at least one layer overlaying the nanocables, thereby forming an array of bristles,
wherein the at least one layer creates a photovoltaically active p-n junction in each of the bristles,
wherein each of the bristles has a free end opposite an end of the bristle closest to the substrate,
wherein a gap is present between the free ends of the bristles.
190. The structure as recited in claim 189, further comprising an optical casing in the gap between the free ends of the bristles.
191. The structure as recited in claim 190, wherein the optical casing also covers tops of the free ends of the bristles, thereby encapsulating the free ends of the bristles.
192. The structure as recited in claim 189, wherein the at least one layer overlaying the nanocables includes a layer of CIS, CIGS, and/or CdTe/CdS.
193. The structure as recited in claim 189, wherein the at least one layer overlaying the nanocables includes amorphous silicon.
194. The structure as recited in claim 189, wherein the nanocables include amorphous silicon.
195. The structure as recited in claim 81, wherein the at least one layer overlaying the nanocable includes a layer of CIS, CIGS, and/or CdTe/CdS.
196. The structure as recited in claim 81, wherein the at least one layer overlaying the nanocable includes amorphous silicon.
197. The structure as recited in claim 81, wherein the nanostructures include amorphous silicon.
198. The structure as recited in claim 91, wherein the at least one layer overlaying the nanocables includes a layer of CIS, CIGS, and/or CdTe/CdS.
199. The structure as recited in claim 91, wherein the at least one layer overlaying the nanocables includes amorphous silicon.
200. The structure as recited in claim 91, wherein the nanocables include amorphous silicon.
201. The reinforced structure as recited in claim 142, wherein at least one layer of the pair of layers includes a layer of CIS, CIGS, and/or CdTe/CdS.
202. The reinforced structure as recited in claim 142, wherein at least one layer of the pair of layers includes a layer of amorphous silicon.
203. The reinforced structure as recited in claim 142, wherein the second material includes amorphous silicon.
US11/466,416 2005-08-22 2006-08-22 Nanostructure and photovoltaic cell implementing same Expired - Fee Related US8344241B1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US11/466,416 US8344241B1 (en) 2005-08-22 2006-08-22 Nanostructure and photovoltaic cell implementing same
US13/720,142 US20130186452A1 (en) 2005-08-22 2012-12-19 Nanostructure and Photovoltaic Cell Implementing Same
US13/720,168 US8877541B2 (en) 2005-08-22 2012-12-19 Nanostructure and photovoltaic cell implementing same

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US71026205P 2005-08-22 2005-08-22
US71009705P 2005-08-22 2005-08-22
US11/466,416 US8344241B1 (en) 2005-08-22 2006-08-22 Nanostructure and photovoltaic cell implementing same

Related Child Applications (3)

Application Number Title Priority Date Filing Date
US13/720,168 Continuation US8877541B2 (en) 2005-08-22 2012-12-19 Nanostructure and photovoltaic cell implementing same
US13/720,168 Division US8877541B2 (en) 2005-08-22 2012-12-19 Nanostructure and photovoltaic cell implementing same
US13/720,142 Continuation US20130186452A1 (en) 2005-08-22 2012-12-19 Nanostructure and Photovoltaic Cell Implementing Same

Publications (2)

Publication Number Publication Date
US8344241B1 US8344241B1 (en) 2013-01-01
US20130014799A1 true US20130014799A1 (en) 2013-01-17

Family

ID=39314510

Family Applications (6)

Application Number Title Priority Date Filing Date
US11/466,416 Expired - Fee Related US8344241B1 (en) 2005-08-22 2006-08-22 Nanostructure and photovoltaic cell implementing same
US11/466,411 Expired - Fee Related US7847180B2 (en) 2005-08-22 2006-08-22 Nanostructure and photovoltaic cell implementing same
US12/508,815 Expired - Fee Related US8895350B2 (en) 2005-08-22 2009-07-24 Methods for forming nanostructures and photovoltaic cells implementing same
US12/911,657 Expired - Fee Related US8906733B2 (en) 2005-08-22 2010-10-25 Methods for forming nanostructures and photovoltaic cells implementing same
US13/720,142 Abandoned US20130186452A1 (en) 2005-08-22 2012-12-19 Nanostructure and Photovoltaic Cell Implementing Same
US13/720,168 Expired - Fee Related US8877541B2 (en) 2005-08-22 2012-12-19 Nanostructure and photovoltaic cell implementing same

Family Applications After (5)

Application Number Title Priority Date Filing Date
US11/466,411 Expired - Fee Related US7847180B2 (en) 2005-08-22 2006-08-22 Nanostructure and photovoltaic cell implementing same
US12/508,815 Expired - Fee Related US8895350B2 (en) 2005-08-22 2009-07-24 Methods for forming nanostructures and photovoltaic cells implementing same
US12/911,657 Expired - Fee Related US8906733B2 (en) 2005-08-22 2010-10-25 Methods for forming nanostructures and photovoltaic cells implementing same
US13/720,142 Abandoned US20130186452A1 (en) 2005-08-22 2012-12-19 Nanostructure and Photovoltaic Cell Implementing Same
US13/720,168 Expired - Fee Related US8877541B2 (en) 2005-08-22 2012-12-19 Nanostructure and photovoltaic cell implementing same

Country Status (4)

Country Link
US (6) US8344241B1 (en)
EP (2) EP1949451A4 (en)
JP (2) JP5324222B2 (en)
WO (2) WO2008048233A2 (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110226324A1 (en) * 2010-03-16 2011-09-22 Grain Free Products, Inc. System for the Production of Single Crystal Semiconductors and Solar Panels Using the Single Crystal Semiconductors
US20110284061A1 (en) * 2008-03-21 2011-11-24 Fyzikalni Ustav Av Cr, V.V.I. Photovoltaic cell and methods for producing a photovoltaic cell
US20130196139A1 (en) * 2012-01-30 2013-08-01 Mark A. Lewis Coated article with antireflection coating including fullerene structures, and/or methods of making the same
US20140220244A1 (en) * 2013-02-07 2014-08-07 Uchicago Argonne Llc Ald reactor for coating porous substrates
US20140242744A1 (en) * 2011-09-26 2014-08-28 Solarity, Inc. Substrate and superstrate design and process for nano-imprinting lithography of light and carrier collection management devices
US20180005352A1 (en) * 2016-06-30 2018-01-04 Apple Inc. Image data conversion
US11111578B1 (en) 2020-02-13 2021-09-07 Uchicago Argonne, Llc Atomic layer deposition of fluoride thin films
US11233332B2 (en) * 2017-05-02 2022-01-25 Electronics And Telecommunications Research Institute Light absorber
US11901169B2 (en) 2022-02-14 2024-02-13 Uchicago Argonne, Llc Barrier coatings
EP4383961A1 (en) * 2022-12-07 2024-06-12 Dyconex AG Method for selectively structuring a membrane
US12065738B2 (en) 2021-10-22 2024-08-20 Uchicago Argonne, Llc Method of making thin films of sodium fluorides and their derivatives by ALD

Families Citing this family (111)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8294025B2 (en) * 2002-06-08 2012-10-23 Solarity, Llc Lateral collection photovoltaics
US20100193768A1 (en) * 2005-06-20 2010-08-05 Illuminex Corporation Semiconducting nanowire arrays for photovoltaic applications
US8344241B1 (en) 2005-08-22 2013-01-01 Q1 Nanosystems Corporation Nanostructure and photovoltaic cell implementing same
WO2007086903A2 (en) 2005-08-24 2007-08-02 The Trustees Of Boston College Apparatus and methods for solar energy conversion using nanocoax structures
WO2007120175A2 (en) 2005-08-24 2007-10-25 The Trustees Of Boston College Apparatus and methods for solar energy conversion using nanoscale cometal structures
US10873045B2 (en) * 2005-11-29 2020-12-22 Banpil Photonics, Inc. High efficiency photovoltaic cells and manufacturing thereof
US8816191B2 (en) * 2005-11-29 2014-08-26 Banpil Photonics, Inc. High efficiency photovoltaic cells and manufacturing thereof
US8716594B2 (en) * 2006-09-26 2014-05-06 Banpil Photonics, Inc. High efficiency photovoltaic cells with self concentrating effect
WO2008079078A1 (en) * 2006-12-22 2008-07-03 Qunano Ab Elevated led and method of producing such
US8049203B2 (en) * 2006-12-22 2011-11-01 Qunano Ab Nanoelectronic structure and method of producing such
US7629532B2 (en) * 2006-12-29 2009-12-08 Sundiode, Inc. Solar cell having active region with nanostructures having energy wells
CN101675522B (en) * 2007-05-07 2012-08-29 Nxp股份有限公司 A photosensitive device and a method of manufacturing a photosensitive device
WO2009003150A2 (en) * 2007-06-26 2008-12-31 Solarity, Inc. Lateral collection photovoltaics
US7868426B2 (en) * 2007-07-26 2011-01-11 University Of Delaware Method of fabricating monolithic nanoscale probes
KR101631042B1 (en) 2007-08-21 2016-06-24 더 리전트 오브 더 유니버시티 오브 캘리포니아 Nanostructures having high performance thermoelectric properties
WO2009043662A2 (en) * 2007-10-01 2009-04-09 Suinno Oy Thermodynamically shielded solar cell
JP5231142B2 (en) * 2007-10-01 2013-07-10 本田技研工業株式会社 Manufacturing method of multi-junction solar cell
US20090188557A1 (en) * 2008-01-30 2009-07-30 Shih-Yuan Wang Photonic Device And Method Of Making Same Using Nanowire Bramble Layer
US8592675B2 (en) * 2008-02-29 2013-11-26 International Business Machines Corporation Photovoltaic devices with enhanced efficiencies using high-aspect-ratio nanostructures
US8488743B2 (en) * 2008-04-11 2013-07-16 Rigaku Innovative Technologies, Inc. Nanotube based device for guiding X-ray photons and neutrons
US8045859B2 (en) * 2008-05-02 2011-10-25 The United States Of America As Represented By The Secretary Of The Navy High-speed underwater data transmission system and method
US20110089477A1 (en) * 2008-06-13 2011-04-21 Qunano Ab Nanostructured mos capacitor
JP2010028092A (en) * 2008-07-16 2010-02-04 Honda Motor Co Ltd Nanowire solar cell and producing method of the same
KR101005803B1 (en) * 2008-08-11 2011-01-05 한국표준과학연구원 Solar Cell Having Quantum Dot Nanowire Array and the Fabrication Method Thereof
US9343490B2 (en) 2013-08-09 2016-05-17 Zena Technologies, Inc. Nanowire structured color filter arrays and fabrication method of the same
US8866065B2 (en) 2010-12-13 2014-10-21 Zena Technologies, Inc. Nanowire arrays comprising fluorescent nanowires
US9478685B2 (en) 2014-06-23 2016-10-25 Zena Technologies, Inc. Vertical pillar structured infrared detector and fabrication method for the same
US9406709B2 (en) 2010-06-22 2016-08-02 President And Fellows Of Harvard College Methods for fabricating and using nanowires
US8835831B2 (en) 2010-06-22 2014-09-16 Zena Technologies, Inc. Polarized light detecting device and fabrication methods of the same
US9515218B2 (en) 2008-09-04 2016-12-06 Zena Technologies, Inc. Vertical pillar structured photovoltaic devices with mirrors and optical claddings
US9299866B2 (en) 2010-12-30 2016-03-29 Zena Technologies, Inc. Nanowire array based solar energy harvesting device
US9000353B2 (en) 2010-06-22 2015-04-07 President And Fellows Of Harvard College Light absorption and filtering properties of vertically oriented semiconductor nano wires
US20140007928A1 (en) * 2012-07-06 2014-01-09 Zena Technologies, Inc. Multi-junction photovoltaic devices
US8274039B2 (en) 2008-11-13 2012-09-25 Zena Technologies, Inc. Vertical waveguides with various functionality on integrated circuits
US20160020347A1 (en) * 2014-07-18 2016-01-21 Zena Technologies, Inc. Bifacial photovoltaic devices
US8748799B2 (en) 2010-12-14 2014-06-10 Zena Technologies, Inc. Full color single pixel including doublet or quadruplet si nanowires for image sensors
US8735797B2 (en) 2009-12-08 2014-05-27 Zena Technologies, Inc. Nanowire photo-detector grown on a back-side illuminated image sensor
US8229255B2 (en) 2008-09-04 2012-07-24 Zena Technologies, Inc. Optical waveguides in image sensors
US8546742B2 (en) 2009-06-04 2013-10-01 Zena Technologies, Inc. Array of nanowires in a single cavity with anti-reflective coating on substrate
US9082673B2 (en) 2009-10-05 2015-07-14 Zena Technologies, Inc. Passivated upstanding nanostructures and methods of making the same
US8299472B2 (en) 2009-12-08 2012-10-30 Young-June Yu Active pixel sensor with nanowire structured photodetectors
US9385165B2 (en) * 2008-09-12 2016-07-05 William Yuan Photovoltaics using concave surface column array to enhance sunlight absorption
WO2010039631A1 (en) * 2008-09-30 2010-04-08 The Regents Of The University Of California Photonic crystal solar cell
JP5479574B2 (en) * 2009-04-15 2014-04-23 ソル ヴォルテイックス エービー Multijunction photovoltaic cell with nanowires
WO2010124263A2 (en) * 2009-04-24 2010-10-28 Old Dominion University Research Foundation Electroosmotic pump
US20100269895A1 (en) * 2009-04-27 2010-10-28 Katherine Louise Smith Multijunction photovoltaic structure with three-dimensional subcell
US8809672B2 (en) * 2009-05-27 2014-08-19 The Regents Of The University Of California Nanoneedle plasmonic photodetectors and solar cells
US20100319759A1 (en) * 2009-06-22 2010-12-23 John Fisher Nanostructure and methods of making the same
KR20110018764A (en) * 2009-08-18 2011-02-24 삼성전자주식회사 Solar cell having nanowires and method of fabricating nanowires
KR101539670B1 (en) * 2009-10-13 2015-07-27 삼성전자주식회사 Apparatus for generating electrical energy
US8872214B2 (en) 2009-10-19 2014-10-28 Sharp Kabushiki Kaisha Rod-like light-emitting device, method of manufacturing rod-like light-emitting device, backlight, illuminating device, and display device
JP5094824B2 (en) * 2009-10-19 2012-12-12 シャープ株式会社 Bar-shaped structure light emitting device, backlight, illumination device and display device
US9240510B2 (en) * 2009-12-07 2016-01-19 Electrotherm, Inc. Concentrated photovoltaic and thermal solar energy collector
US8455755B2 (en) 2009-12-07 2013-06-04 Electrotherm Concentrated photovoltaic and thermal solar energy collector
US20110146788A1 (en) * 2009-12-23 2011-06-23 General Electric Company Photovoltaic cell
US20110146744A1 (en) * 2009-12-23 2011-06-23 General Electric Company Photovoltaic cell
US9202954B2 (en) * 2010-03-03 2015-12-01 Q1 Nanosystems Corporation Nanostructure and photovoltaic cell implementing same
EP2579333A4 (en) 2010-05-31 2017-07-26 Industry-university Cooperation Foundation Hanyang Solar cell and method for manufacturing same
US8476637B2 (en) 2010-06-08 2013-07-02 Sundiode Inc. Nanostructure optoelectronic device having sidewall electrical contact
US8431817B2 (en) * 2010-06-08 2013-04-30 Sundiode Inc. Multi-junction solar cell having sidewall bi-layer electrical interconnect
US8659037B2 (en) 2010-06-08 2014-02-25 Sundiode Inc. Nanostructure optoelectronic device with independently controllable junctions
JP2012064772A (en) * 2010-09-16 2012-03-29 Sharp Corp Diode
KR20130093115A (en) 2010-09-01 2013-08-21 샤프 가부시키가이샤 Light emitting element and production method for same, production method for light-emitting device, illumination device, backlight, display device, and diode
KR101636915B1 (en) * 2010-09-03 2016-07-07 삼성전자주식회사 Semiconductor compound structure and method of manufacturing the same using graphene or carbon nanotubes, and seciconductor device including the semiconductor compound
US9231133B2 (en) * 2010-09-10 2016-01-05 International Business Machines Corporation Nanowires formed by employing solder nanodots
US10501316B2 (en) 2010-11-15 2019-12-10 The Government Of The United States Of America, As Represented By The Secretary Of The Navy Nanowire arrays for trace vapor preconcentration
KR101500291B1 (en) * 2010-11-15 2015-03-09 더 거번먼트 오브 더 유나이티드 스테이츠 오브 아메리카 에즈 레프리젠티드 바이 더 세크러테리 오브 더 네이비 Perforated contact electrode on vertical nanowire array
US9240328B2 (en) 2010-11-19 2016-01-19 Alphabet Energy, Inc. Arrays of long nanostructures in semiconductor materials and methods thereof
US8736011B2 (en) 2010-12-03 2014-05-27 Alphabet Energy, Inc. Low thermal conductivity matrices with embedded nanostructures and methods thereof
CA2820527C (en) * 2010-12-07 2019-12-31 Electrotherm Solar Corporation Concentrated photovoltaic and thermal solar energy collector
US8797662B2 (en) 2010-12-14 2014-08-05 Micron Technology, Inc. Apparatuses and devices for absorbing electromagnetic radiation, and methods of forming the apparatuses and devices
WO2012088085A1 (en) * 2010-12-21 2012-06-28 Alphabet Energy, Inc. Arrays of filled nanostructures with protruding segments and methods thereof
US9184319B2 (en) 2011-01-14 2015-11-10 The Board Of Trustees Of The Leland Stanford Junior University Multi-terminal multi-junction photovoltaic cells
JP5920758B2 (en) * 2011-03-02 2016-05-18 本田技研工業株式会社 Nanowire solar cell
KR20120100296A (en) * 2011-03-03 2012-09-12 삼성전자주식회사 Stacked structure including vertically grown semiconductor, pn junction device including the same and method for manufacturing them
JP2012186415A (en) * 2011-03-08 2012-09-27 Kanazawa Inst Of Technology Manufacturing method of photoelectric conversion element, photoelectric conversion element, and tandem-type photoelectric conversion element
KR101231886B1 (en) 2011-04-08 2013-02-08 고려대학교 산학협력단 Nanostructured solar cell and preparation method thereof
KR20120133173A (en) 2011-05-30 2012-12-10 엘지이노텍 주식회사 Solar cell apparatus and method of fabricating the same
US9331220B2 (en) 2011-06-30 2016-05-03 International Business Machines Corporation Three-dimensional conductive electrode for solar cell
TWI472048B (en) * 2011-07-07 2015-02-01 Univ Nat Chiao Tung Photo sensor and method of fabricating the same
US8790947B2 (en) * 2011-10-13 2014-07-29 Freescale Semiconductor, Inc. Three-dimensional solar cell having increased efficiency
US20130112236A1 (en) * 2011-11-04 2013-05-09 C/O Q1 Nanosystems (Dba Bloo Solar) Photovoltaic microstructure and photovoltaic device implementing same
US20130112243A1 (en) * 2011-11-04 2013-05-09 C/O Q1 Nanosystems (Dba Bloo Solar) Photovoltaic microstructure and photovoltaic device implementing same
US20130125983A1 (en) * 2011-11-18 2013-05-23 Integrated Photovoltaic, Inc. Imprinted Dielectric Structures
US9406824B2 (en) * 2011-11-23 2016-08-02 Quswami, Inc. Nanopillar tunneling photovoltaic cell
US20130199602A1 (en) * 2012-02-03 2013-08-08 Bureau Of Energy Ministry Of Economic Affairs Solar cell with microstructure therein
US20130220406A1 (en) * 2012-02-27 2013-08-29 Sharp Kabushiki Kaisha Vertical junction solar cell structure and method
US9051175B2 (en) 2012-03-07 2015-06-09 Alphabet Energy, Inc. Bulk nano-ribbon and/or nano-porous structures for thermoelectric devices and methods for making the same
GB201206063D0 (en) * 2012-04-04 2012-05-16 Bio Amd Holdings Ltd Photovoltaic sensor arrays
WO2013190646A1 (en) * 2012-06-20 2013-12-27 株式会社日立製作所 Solar cell and method for manufacturing same
US9257627B2 (en) 2012-07-23 2016-02-09 Alphabet Energy, Inc. Method and structure for thermoelectric unicouple assembly
KR101894266B1 (en) * 2012-09-03 2018-09-05 삼성전자 주식회사 Solar cell using carbon nanotube
JP2014049736A (en) * 2012-09-04 2014-03-17 Asahi Kasei Corp Solar cell and solar cell system
US9082930B1 (en) 2012-10-25 2015-07-14 Alphabet Energy, Inc. Nanostructured thermolectric elements and methods of making the same
JP6060652B2 (en) * 2012-11-28 2017-01-18 富士通株式会社 Solar cell and manufacturing method thereof
US9082911B2 (en) 2013-01-28 2015-07-14 Q1 Nanosystems Corporation Three-dimensional metamaterial device with photovoltaic bristles
US10872988B1 (en) 2013-02-03 2020-12-22 Mark R. Schroeder Photovoltaic device
US11538949B2 (en) 2013-02-03 2022-12-27 Mark R. Schroeder Sensor comprising a photovoltaic device
US20140264998A1 (en) 2013-03-14 2014-09-18 Q1 Nanosystems Corporation Methods for manufacturing three-dimensional metamaterial devices with photovoltaic bristles
US9954126B2 (en) 2013-03-14 2018-04-24 Q1 Nanosystems Corporation Three-dimensional photovoltaic devices including cavity-containing cores and methods of manufacture
US20150020863A1 (en) * 2013-07-22 2015-01-22 International Business Machines Corporation Segmented thin film solar cells
FR3011381B1 (en) * 2013-09-30 2017-12-08 Aledia OPTOELECTRONIC DEVICE WITH LIGHT EMITTING DIODES
US9783901B2 (en) * 2014-03-11 2017-10-10 Macdermid Acumen, Inc. Electroplating of metals on conductive oxide substrates
US9691849B2 (en) 2014-04-10 2017-06-27 Alphabet Energy, Inc. Ultra-long silicon nanostructures, and methods of forming and transferring the same
CN105047302B (en) * 2015-06-29 2017-11-17 青岛大学 A kind of coaxial three layers of nano-cable of copper@magnetic metals@polymer and preparation method thereof
WO2017087770A1 (en) * 2015-11-18 2017-05-26 University Of Houston System Exposed segmented nanostructure arrays
KR101773578B1 (en) 2016-03-11 2017-09-13 재단법인대구경북과학기술원 Periodically modulated semiconductor nanowires for broadband optical absorption
US10993771B2 (en) * 2016-09-12 2021-05-04 Synaptive Medical Inc. Trackable apparatuses and methods
US10782014B2 (en) 2016-11-11 2020-09-22 Habib Technologies LLC Plasmonic energy conversion device for vapor generation
CN110190022B (en) * 2019-05-23 2021-08-31 上海集成电路研发中心有限公司 Air gap forming method
PL444423A1 (en) * 2023-04-15 2024-10-21 Ml System Spółka Akcyjna Method of manufacturing a laminar layered photovoltaic plate and a laminar layered photovoltaic plate manufactured by this method

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050224790A1 (en) * 2004-04-07 2005-10-13 Samsung Electronics Co., Ltd. Nanowire light emitting device and method of fabricating the same

Family Cites Families (93)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3150999A (en) 1961-02-17 1964-09-29 Transitron Electronic Corp Radiant energy transducer
US3976508A (en) 1974-11-01 1976-08-24 Mobil Tyco Solar Energy Corporation Tubular solar cell devices
DE2639841C3 (en) * 1976-09-03 1980-10-23 Siemens Ag, 1000 Berlin Und 8000 Muenchen Solar cell and process for its manufacture
US4234352A (en) * 1978-07-26 1980-11-18 Electric Power Research Institute, Inc. Thermophotovoltaic converter and cell for use therein
US4454372A (en) 1981-04-17 1984-06-12 Electric Power Research Institute, Inc. Photovoltaic battery
US4816082A (en) * 1987-08-19 1989-03-28 Energy Conversion Devices, Inc. Thin film solar cell including a spatially modulated intrinsic layer
US5071490A (en) * 1988-03-18 1991-12-10 Sharp Kabushiki Kaisha Tandem stacked amorphous solar cell device
JPH03151672A (en) * 1989-11-08 1991-06-27 Sharp Corp Amorphous silicon solar cell
JPH04296060A (en) * 1991-03-26 1992-10-20 Hitachi Ltd Solar cell
JP3151672B2 (en) 1991-05-22 2001-04-03 株式会社日立製作所 Optical DC current transformer
US5178685A (en) 1991-06-11 1993-01-12 Mobil Solar Energy Corporation Method for forming solar cell contacts and interconnecting solar cells
JP3269668B2 (en) * 1992-09-18 2002-03-25 株式会社日立製作所 Solar cell
JP2755281B2 (en) * 1992-12-28 1998-05-20 富士電機株式会社 Thin film solar cell and method of manufacturing the same
US5371470A (en) 1993-03-04 1994-12-06 Photometrics, Ltd. Transverse filter circuit
US5962863A (en) * 1993-09-09 1999-10-05 The United States Of America As Represented By The Secretary Of The Navy Laterally disposed nanostructures of silicon on an insulating substrate
DE69418143T2 (en) * 1993-11-02 1999-08-26 Matsushita Electric Industrial Co. Method for producing an aggregate of micro-needles from semiconductor material
EP0654831A3 (en) * 1993-11-18 1998-01-14 Matsushita Battery Industrial Co Ltd Method of manufacturing solar cell
US5733381A (en) * 1993-12-22 1998-03-31 Fuji Electric Co., Ltd. Thin-film solar cell array and method of manufacturing same
US5411897A (en) 1994-02-04 1995-05-02 Mobil Solar Energy Corporation Machine and method for applying solder paste to electronic devices such as solar cells
US5437736A (en) * 1994-02-15 1995-08-01 Cole; Eric D. Semiconductor fiber solar cells and modules
US5476553A (en) 1994-02-18 1995-12-19 Ase Americas, Inc. Solar cell modules and method of making same
KR100294057B1 (en) * 1995-08-22 2001-09-17 모리시타 요이찌 Semiconductor device comprising a silicon structure layer, method and method of manufacturing the layer and solar cell using the layer
JP3876021B2 (en) * 1995-08-22 2007-01-31 松下電器産業株式会社 Silicon structure, manufacturing method and manufacturing apparatus thereof, and solar cell using silicon structure
US6147296A (en) 1995-12-06 2000-11-14 University Of Houston Multi-quantum well tandem solar cell
US5916375A (en) * 1995-12-07 1999-06-29 Japan Energy Corporation Method of producing photoelectric conversion device
JPH11246300A (en) * 1997-10-30 1999-09-14 Canon Inc Titanium nano fine wire, production of titanium nano fine wire, structural body, and electron-emitting element
DE19813188A1 (en) * 1998-03-25 1999-10-07 Siemens Solar Gmbh Method for one-sided doping of a semiconductor body
DE19854269B4 (en) 1998-11-25 2004-07-01 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Thin-film solar cell arrangement and method for producing the same
US6649824B1 (en) * 1999-09-22 2003-11-18 Canon Kabushiki Kaisha Photoelectric conversion device and method of production thereof
US6340822B1 (en) 1999-10-05 2002-01-22 Agere Systems Guardian Corp. Article comprising vertically nano-interconnected circuit devices and method for making the same
JP2001156316A (en) * 1999-11-26 2001-06-08 Mitsui High Tec Inc Solar battery and its manufacturing method
US6423568B1 (en) * 1999-12-30 2002-07-23 Sunpower Corporation Method of fabricating a silicon solar cell
US6337283B1 (en) 1999-12-30 2002-01-08 Sunpower Corporation Method of fabricating a silicon solar cell
US6372538B1 (en) * 2000-03-16 2002-04-16 University Of Delaware Fabrication of thin-film, flexible photovoltaic module
US6913713B2 (en) * 2002-01-25 2005-07-05 Konarka Technologies, Inc. Photovoltaic fibers
US6620996B2 (en) * 2000-05-29 2003-09-16 Kyocera Corporation Photoelectric conversion device
EP1320892A2 (en) 2000-07-06 2003-06-25 BP Corporation North America Inc. Partially transparent photovoltaic modules
TWI292583B (en) * 2000-08-22 2008-01-11 Harvard College Doped elongated semiconductor articles, growing such articles, devices including such articles and fabicating such devices
US6548751B2 (en) 2000-12-12 2003-04-15 Solarflex Technologies, Inc. Thin film flexible solar cell
KR100401130B1 (en) * 2001-03-28 2003-10-10 한국전자통신연구원 Ultra small size vertical MOSFET device and fabrication method of the MOSFET device
CA2442985C (en) * 2001-03-30 2016-05-31 The Regents Of The University Of California Methods of fabricating nanostructures and nanowires and devices fabricated therefrom
US20030005957A1 (en) 2001-06-22 2003-01-09 Kunihide Tanaka Solar energy converter using optical concentration through a liquid
US6709929B2 (en) * 2001-06-25 2004-03-23 North Carolina State University Methods of forming nano-scale electronic and optoelectronic devices using non-photolithographically defined nano-channel templates
GB0118150D0 (en) * 2001-07-25 2001-09-19 Imperial College Thermophotovoltaic device
US7208674B2 (en) * 2001-09-11 2007-04-24 Eric Aylaian Solar cell having photovoltaic cells inclined at acute angle to each other
EP1468456A1 (en) * 2002-01-02 2004-10-20 Reveo, Inc. Photovoltaic cell and method of manufacture of photovoltaic cells
US6872645B2 (en) * 2002-04-02 2005-03-29 Nanosys, Inc. Methods of positioning and/or orienting nanostructures
US20040018525A1 (en) * 2002-05-21 2004-01-29 Bayer Aktiengesellschaft Methods and compositions for the prediction, diagnosis, prognosis, prevention and treatment of malignant neoplasma
US6660930B1 (en) * 2002-06-12 2003-12-09 Rwe Schott Solar, Inc. Solar cell modules with improved backskin
US7560641B2 (en) * 2002-06-17 2009-07-14 Shalini Menezes Thin film solar cell configuration and fabrication method
US6852920B2 (en) 2002-06-22 2005-02-08 Nanosolar, Inc. Nano-architected/assembled solar electricity cell
US6946597B2 (en) * 2002-06-22 2005-09-20 Nanosular, Inc. Photovoltaic devices fabricated by growth from porous template
US7253017B1 (en) * 2002-06-22 2007-08-07 Nanosolar, Inc. Molding technique for fabrication of optoelectronic devices
US7335908B2 (en) * 2002-07-08 2008-02-26 Qunano Ab Nanostructures and methods for manufacturing the same
US20050126628A1 (en) 2002-09-05 2005-06-16 Nanosys, Inc. Nanostructure and nanocomposite based compositions and photovoltaic devices
US7662313B2 (en) 2002-09-05 2010-02-16 Nanosys, Inc. Oriented nanostructures and methods of preparing
WO2004023527A2 (en) * 2002-09-05 2004-03-18 Nanosys, Inc. Nanostructure and nanocomposite based compositions and photovoltaic devices
US6974976B2 (en) 2002-09-30 2005-12-13 Miasole Thin-film solar cells
US7067867B2 (en) * 2002-09-30 2006-06-27 Nanosys, Inc. Large-area nonenabled macroelectronic substrates and uses therefor
US7051945B2 (en) * 2002-09-30 2006-05-30 Nanosys, Inc Applications of nano-enabled large area macroelectronic substrates incorporating nanowires and nanowire composites
US7135728B2 (en) * 2002-09-30 2006-11-14 Nanosys, Inc. Large-area nanoenabled macroelectronic substrates and uses therefor
US6872450B2 (en) * 2002-10-23 2005-03-29 Evident Technologies Water-stable photoluminescent semiconductor nanocrystal complexes and method of making same
TWI265600B (en) 2002-11-18 2006-11-01 Hynix Semiconductor Inc Semiconductor device and method for fabricating the same
US6969897B2 (en) * 2002-12-10 2005-11-29 Kim Ii John Optoelectronic devices employing fibers for light collection and emission
US20040123896A1 (en) 2002-12-31 2004-07-01 General Electric Company Selective heating and sintering of components of photovoltaic cells with microwaves
JP2004228333A (en) 2003-01-23 2004-08-12 Canon Inc Photovoltaic cell and its manufacturing method
US20050056312A1 (en) * 2003-03-14 2005-03-17 Young David L. Bifacial structure for tandem solar cells
US7605327B2 (en) * 2003-05-21 2009-10-20 Nanosolar, Inc. Photovoltaic devices fabricated from nanostructured template
US7462774B2 (en) * 2003-05-21 2008-12-09 Nanosolar, Inc. Photovoltaic devices fabricated from insulating nanostructured template
JP4434658B2 (en) * 2003-08-08 2010-03-17 キヤノン株式会社 Structure and manufacturing method thereof
JP4315424B2 (en) * 2003-08-29 2009-08-19 キヤノン株式会社 Method for producing nanostructure
US6998288B1 (en) * 2003-10-03 2006-02-14 Sunpower Corporation Use of doped silicon dioxide in the fabrication of solar cells
US20050189015A1 (en) 2003-10-30 2005-09-01 Ajeet Rohatgi Silicon solar cells and methods of fabrication
US20050189013A1 (en) * 2003-12-23 2005-09-01 Oliver Hartley Process for manufacturing photovoltaic cells
WO2005122285A2 (en) 2004-06-04 2005-12-22 The Board Of Trustees Of The University Of Illinois Methods and devices for fabricating and assembling printable semiconductor elements
US7692179B2 (en) * 2004-07-09 2010-04-06 Hewlett-Packard Development Company, L.P. Nanowire device with (111) vertical sidewalls and method of fabrication
US20060024438A1 (en) 2004-07-27 2006-02-02 The Regents Of The University Of California, A California Corporation Radially layered nanocables and method of fabrication
US20070240757A1 (en) 2004-10-15 2007-10-18 The Trustees Of Boston College Solar cells using arrays of optical rectennas
US7569905B2 (en) * 2004-12-20 2009-08-04 Palo Alto Research Center Incorporated Systems and methods for electrical contacts to arrays of vertically aligned nanorods
AU2006297870B2 (en) * 2005-03-01 2009-04-30 Georgia Tech Research Corporation Three dimensional multi-junction photovoltaic device
US20060207647A1 (en) 2005-03-16 2006-09-21 General Electric Company High efficiency inorganic nanorod-enhanced photovoltaic devices
JP2008544529A (en) * 2005-06-17 2008-12-04 イルミネックス コーポレーション Photovoltaic wire
EP1750310A3 (en) * 2005-08-03 2009-07-15 Samsung Electro-Mechanics Co., Ltd. Omni-directional reflector and light emitting diode adopting the same
US8344241B1 (en) 2005-08-22 2013-01-01 Q1 Nanosystems Corporation Nanostructure and photovoltaic cell implementing same
US7589880B2 (en) 2005-08-24 2009-09-15 The Trustees Of Boston College Apparatus and methods for manipulating light using nanoscale cometal structures
WO2007086903A2 (en) 2005-08-24 2007-08-02 The Trustees Of Boston College Apparatus and methods for solar energy conversion using nanocoax structures
US7649665B2 (en) 2005-08-24 2010-01-19 The Trustees Of Boston College Apparatus and methods for optical switching using nanoscale optics
WO2007120175A2 (en) 2005-08-24 2007-10-25 The Trustees Of Boston College Apparatus and methods for solar energy conversion using nanoscale cometal structures
JP4814016B2 (en) 2006-08-24 2011-11-09 セイコーインスツル株式会社 Piezoelectric vibrator, oscillator including the same, and electronic device
JP4313384B2 (en) * 2006-10-03 2009-08-12 シャープ株式会社 Image processing device
US8759671B2 (en) * 2007-09-28 2014-06-24 Stion Corporation Thin film metal oxide bearing semiconductor material for single junction solar cell devices
US20090194160A1 (en) * 2008-02-03 2009-08-06 Alan Hap Chin Thin-film photovoltaic devices and related manufacturing methods
US20100319759A1 (en) 2009-06-22 2010-12-23 John Fisher Nanostructure and methods of making the same

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050224790A1 (en) * 2004-04-07 2005-10-13 Samsung Electronics Co., Ltd. Nanowire light emitting device and method of fabricating the same

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Kayes et al. "Radial PN junction nanorod solar cells: Device physics principles and routes to fabrication in Silicon". Photovoltaic Specialists conference. August 8, 2005. *

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110284061A1 (en) * 2008-03-21 2011-11-24 Fyzikalni Ustav Av Cr, V.V.I. Photovoltaic cell and methods for producing a photovoltaic cell
US20110226324A1 (en) * 2010-03-16 2011-09-22 Grain Free Products, Inc. System for the Production of Single Crystal Semiconductors and Solar Panels Using the Single Crystal Semiconductors
US20140242744A1 (en) * 2011-09-26 2014-08-28 Solarity, Inc. Substrate and superstrate design and process for nano-imprinting lithography of light and carrier collection management devices
US20130196139A1 (en) * 2012-01-30 2013-08-01 Mark A. Lewis Coated article with antireflection coating including fullerene structures, and/or methods of making the same
US20140220244A1 (en) * 2013-02-07 2014-08-07 Uchicago Argonne Llc Ald reactor for coating porous substrates
US11326255B2 (en) * 2013-02-07 2022-05-10 Uchicago Argonne, Llc ALD reactor for coating porous substrates
US20180005352A1 (en) * 2016-06-30 2018-01-04 Apple Inc. Image data conversion
US11233332B2 (en) * 2017-05-02 2022-01-25 Electronics And Telecommunications Research Institute Light absorber
US11111578B1 (en) 2020-02-13 2021-09-07 Uchicago Argonne, Llc Atomic layer deposition of fluoride thin films
US12065738B2 (en) 2021-10-22 2024-08-20 Uchicago Argonne, Llc Method of making thin films of sodium fluorides and their derivatives by ALD
US11901169B2 (en) 2022-02-14 2024-02-13 Uchicago Argonne, Llc Barrier coatings
EP4383961A1 (en) * 2022-12-07 2024-06-12 Dyconex AG Method for selectively structuring a membrane

Also Published As

Publication number Publication date
EP1938391A2 (en) 2008-07-02
US20130186452A1 (en) 2013-07-25
JP2009507397A (en) 2009-02-19
US8895350B2 (en) 2014-11-25
US8906733B2 (en) 2014-12-09
US20100078055A1 (en) 2010-04-01
JP2009507398A (en) 2009-02-19
JP5324222B2 (en) 2013-10-23
US8877541B2 (en) 2014-11-04
EP1938391A4 (en) 2016-06-29
EP1949451A2 (en) 2008-07-30
WO2008048233A3 (en) 2008-10-16
WO2008048233A9 (en) 2008-08-28
WO2008048233A2 (en) 2008-04-24
US20110036395A1 (en) 2011-02-17
WO2008048232A2 (en) 2008-04-24
US20100112748A1 (en) 2010-05-06
US8344241B1 (en) 2013-01-01
EP1949451A4 (en) 2016-07-20
US7847180B2 (en) 2010-12-07
WO2008048232A9 (en) 2008-07-24
US20130189810A1 (en) 2013-07-25
WO2008048232A3 (en) 2008-11-06

Similar Documents

Publication Publication Date Title
US8344241B1 (en) Nanostructure and photovoltaic cell implementing same
US9202954B2 (en) Nanostructure and photovoltaic cell implementing same
US20100319759A1 (en) Nanostructure and methods of making the same
US20090050204A1 (en) Photovoltaic device using nanostructured material
US20090194160A1 (en) Thin-film photovoltaic devices and related manufacturing methods
CN101136444A (en) Nanowires in thin-film silicon solar cells
KR102541379B1 (en) Perovskite silicon tandem solar cell and method for manufacturing the same
US20130112236A1 (en) Photovoltaic microstructure and photovoltaic device implementing same
Gao et al. A review on monolithic perovskite/c-Si tandem solar cells: progress, challenges, and opportunities
WO2009002424A2 (en) Nano engineered photo electrode for photoelectrochemical, photovoltaic and sensor applications
Srivastava et al. Nanostructured black silicon for efficient thin silicon solar cells: potential and challenges
US20130112243A1 (en) Photovoltaic microstructure and photovoltaic device implementing same
JPWO2015076300A1 (en) Photoelectric conversion layer and photoelectric conversion device
CN102208459A (en) High efficiency silicon-based film solar energy cell based on ZnO nano wire and manufacture method
Safie et al. Graphene-Based 2D Nanomaterials for Solar Cells
Pudasaini Low-cost, high-efficiency, silicon based photovoltaic devices
Musselmann et al. Nanostructured inorganic solar cells
Sharma et al. Aegerter, M., see Al-Kahlout, A. 3583 Aernouts, T., see Vanlaeke, P. 2150 Agarwal, MK, see Gujarathi, DN 2630 Aggour, M., see Fahoume, M. 1437

Legal Events

Date Code Title Description
AS Assignment

Owner name: Q1 NANOSYSTEMS, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ARGO, BRIAN;VIDU, RUXANDRA;STROEVE, PIETER;AND OTHERS;SIGNING DATES FROM 20060821 TO 20060822;REEL/FRAME:019120/0145

AS Assignment

Owner name: STROEVE, PIETER, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:Q1 NANOSYSTEMS CORPORATION;REEL/FRAME:020209/0860

Effective date: 20071129

AS Assignment

Owner name: THE REGENTS OF THE UNIVERSITY OF CALIFORNIA, CALIF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STROEVE, PIETER;REEL/FRAME:020201/0656

Effective date: 20071204

AS Assignment

Owner name: REGENTS OF THE UNIVERSITY OF CALIFORNIA, THE, CALI

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KU, JIE-REN;REEL/FRAME:020217/0862

Effective date: 20071105

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20210101