US20110185076A1 - System and Method for Network Interfacing - Google Patents
System and Method for Network Interfacing Download PDFInfo
- Publication number
- US20110185076A1 US20110185076A1 US13/080,295 US201113080295A US2011185076A1 US 20110185076 A1 US20110185076 A1 US 20110185076A1 US 201113080295 A US201113080295 A US 201113080295A US 2011185076 A1 US2011185076 A1 US 2011185076A1
- Authority
- US
- United States
- Prior art keywords
- traffic
- communication system
- protocol
- server
- tier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 69
- 238000004891 communication Methods 0.000 claims abstract description 43
- 239000004744 fabric Substances 0.000 claims abstract description 34
- 230000008569 process Effects 0.000 claims abstract description 10
- 238000012545 processing Methods 0.000 claims description 15
- 230000005540 biological transmission Effects 0.000 claims description 7
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
- 239000010410 layer Substances 0.000 description 13
- 239000003550 marker Substances 0.000 description 12
- 230000001133 acceleration Effects 0.000 description 9
- 239000000872 buffer Substances 0.000 description 9
- 238000007726 management method Methods 0.000 description 8
- 238000013459 approach Methods 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 7
- 230000006870 function Effects 0.000 description 7
- 238000012546 transfer Methods 0.000 description 7
- 230000008901 benefit Effects 0.000 description 6
- 239000000835 fiber Substances 0.000 description 4
- 238000004590 computer program Methods 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000011084 recovery Methods 0.000 description 2
- 238000013468 resource allocation Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000003139 buffering effect Effects 0.000 description 1
- 201000006618 congenital myasthenic syndrome 6 Diseases 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000002171 field ion microscopy Methods 0.000 description 1
- 238000012059 flow imaging microscopy Methods 0.000 description 1
- 238000009432 framing Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 239000003999 initiator Substances 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 238000005192 partition Methods 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L67/00—Network arrangements or protocols for supporting network services or applications
- H04L67/01—Protocols
- H04L67/10—Protocols in which an application is distributed across nodes in the network
- H04L67/1097—Protocols in which an application is distributed across nodes in the network for distributed storage of data in networks, e.g. transport arrangements for network file system [NFS], storage area networks [SAN] or network attached storage [NAS]
Definitions
- 60/404,709 entitled “Optimizing RDMA for Storage Applications” and filed on Aug. 19, 2002; U.S. Patent Application Ser. No. 60/419,354, entitled “System and Method for Statistical Provisioning” and filed on Oct. 18, 2002; U.S. Patent Application Ser. No. 60/420,901, entitled “System and Method for Statistical Provisioning” and filed on Oct. 24, 2002; U.S. Patent Application Ser. No. 60/439,951, entitled “System and Method for Statistical Provisioning” and filed on Jan. 14, 2003; U.S. Patent Application Ser. No. 60/442,360, entitled “System and Method for Statistical Provisioning” and filed on Jan. 24, 2003; U.S. Provisional Patent Application Ser. No.
- Certain embodiments of the invention relate to interfaces for networks. More specifically, certain embodiments of the invention relate to a method and system for network interfacing.
- Data Centers used by Enterprises or Internet Service Providers (ISPs) have gained in popularity. Data Centers are high-density computing configurations generally characterized by high performance, low power and minimal real estate requirements.
- FIG. 1 shows a general arrangement for a Data Center in three tiers, although in some cases the tiers may be collapsed.
- the first tier interfaces the external network (e.g., a local area network (LAN) or a wide area network (WAN)) and directly serves the clients that typically run transmission control protocol/Internet protocol (TCP/IP) applications (e.g., hypertext transport protocol (HTTP) 1.0 and HTTP 1.1).
- TCP/IP transmission control protocol/Internet protocol
- HTTP hypertext transport protocol
- the first tier has static information from which it can draw via its direct attached storage (DAS).
- DAS direct attached storage
- the first tier interfaces with the second tier servers.
- the second tier is also known as the Application Tier and has multiple communication requirements: high performance storage access for content typically serviced over a Fibre Channel Storage Area Network (SAN); communication with first tier servers over LAN with TCP/IP over Ethernet; communication with the third tier for data base access with a low latency, low central processing unit (CPU) utilization fabric such as a Virtual Interface Architecture (VIA) for clustering and Interprocess Communication (IPC).
- VISA Virtual Interface Architecture
- IPC Interprocess Communication
- Second tier servers often communicate among themselves for load sharing and concurrent execution of the application.
- a second tier machine may employ three different fabrics: LAN, SAN and clustering.
- a similar description is applicable to the third tier.
- each server has a collection of adapters to serve its requirements for networking, storing and clustering. Such requirements produce systems with substantial power and space requirements.
- Cluster, small computer system interface (SCSI) for DAS and Fibre Channel use Host Bus Adapters (HBAs) and operate directly on application data and run complete layer 2 (L2), layer 3 (L3), layer 4 (L4) and layer 5 (L5) protocol processing stacks within on-board computers.
- HBAs Host Bus Adapters
- L2 layer 2
- L3 layer 3
- L4 layer 4
- L5 layer 5
- Block level storage access requires a dedicated network to run the SCSI command set (e.g., SCSI-architecture-model-2 (SAM-2)) on a dedicated cable (e.g., DAS) or a specialized infrastructure like Fibre Channel to satisfy unique requirements to provide high bandwidth, low latency and robustness.
- SAM-2 SCSI-architecture-model-2
- DAS dedicated cable
- a specialized infrastructure like Fibre Channel
- Clustering usually employs a specialized adapter that supports a very low latency network infrastructure that is usually proprietary. It also uses a special software interface to the operating system (OS) to minimize host overhead by employing OS Kernel bypass techniques.
- OS operating system
- TCO Total-Cost-of-Ownership
- FIGS. 2 and 3 show conventional HBA arrangements and illustrate data and control flow.
- the HBA used for Fibre Channel and SCSI implements the complete protocol stack on the HBA and exposes the OS to a SCSI-like interface such as, for example, a command descriptor block (CDB).
- CDB command descriptor block
- the large attached memory is used to store the CPU program, transmit (TX) data, receive (RX) data as well as copies of host control structures.
- RDMA Remote direct memory access
- TCP/IP was not considered a feasible solution as it runs in software which generally involves more CPU overhead and high latencies. Furthermore, TCP/IP does not guarantee all segments are received from the wire in the order that they were transmitted. Consequently, the TCP layer has to re-order the received segments to reconstruct the originally transmitted message. Nevertheless, protocols have been developed that run on TCP/IP. For example, Internet SCSI (iSCSI) places the SCSI command set on top of TCP/IP. In another example, iWARP places the IPC technology of RDMA on top of TCP/IP.
- iSCSI Internet SCSI
- iWARP places the IPC technology of RDMA on top of TCP/IP.
- FIGS. 4 and 5 show conventional servers.
- each type of traffic has its respective subsystem.
- the storage subsystem has its own Ethernet connector, its own storage HBA and its own driver.
- the conventional server may even include one or more proprietary network interfaces.
- FIG. 5 shows another conventional server in which a layer 4/layer 5 (L4/L5) Ethernet switch is employed to reduce the number of Ethernet connectors.
- the conventional server still employs separate adapters and network interface cards (NICs).
- NICs network interface cards
- the conventional server may still employ a proprietary network interface which cannot be coupled to the L4/L5 Ethernet switch.
- the present invention may provide a data center.
- the data center may include, for example, a first tier, a second tier and a third tier.
- the first tier may include, for example, a first server.
- the second tier may include, for example, a second server.
- the third tier may include, for example, a third server. At least one of the first server, the second server and the third server may handle a plurality of different traffic types over a single fabric.
- the present invention may provide a server.
- the server may include, for example, an integrated chip and an Ethernet connector.
- the Ethernet connector may be coupled to the integrated chip.
- the Ethernet connector and the integrated chip may handle, for example, a plurality of different types of traffic.
- the present invention may provide a method for communicating with a server.
- the method may include, for example, one or more of the following: using a single fabric for a plurality of different types of traffic; and handling the plurality of different types of traffic via a single layer 2 (L2) connector of the server.
- L2 layer 2
- the present invention may provide a method for communicating in a data center.
- the method may include, for example, one or more of the following: accessing a storage system over a single fabric; accessing a cluster over the single fabric; and accessing a network over the single fabric.
- FIG. 1 shows a general arrangement for a Data Center in three tiers.
- FIG. 2 shows conventional host bus adapter (HBA) arrangements.
- HBA host bus adapter
- FIG. 3 shows a conventional HBA arrangement.
- FIG. 4 shows a conventional server.
- FIG. 5 shows another conventional server.
- FIG. 6 shows a representation illustrating an embodiment of a Data Center according to the present invention.
- FIG. 7 shows a representation illustrating an embodiment of a converged network controller (CNC) architecture and a host system according to the present invention
- FIG. 8 shows a representation illustrating an embodiment of a remote-direct-memory-access network interface card interface (RI) according to the present invention
- FIG. 9 shows a representation illustrating an embodiment of a server according to the present invention.
- FIG. 10 shows a representation illustrating an embodiment of a server blade according to the present invention.
- FIG. 11 shows a representation illustrating an embodiment of a TCP offload engine during receive according to the present invention.
- FIG. 12 shows a representation illustrating an embodiment of a TCP offload engine during transmit according to the present invention.
- FIG. 13 shows an embodiment of a method for storing and fetching context information according to the present invention.
- FIG. 14 shows a representation illustrating an embodiment of a CNC software interface according to the present invention.
- FIG. 15 shows a representation illustrating an embodiment of a CNC kernel remote-direct-memory-access (RDMA) software interface according to the present invention.
- RDMA remote-direct-memory-access
- Some embodiments according to the present invention provide a device that can handle all the communication needs of a computer (e.g., a server, a desktop, etc.)
- the device may use protocols that are running on transmission control protocol/Internet protocol (TCP/IP) such as, for example, TCP/IP/Ethernet.
- TCP/IP transmission control protocol/Internet protocol
- Storage traffic may be handled using an Internet small computer system interface (iSCSI) protocol which relies on TCP as the transport and may employ a TCP offload engine to accelerate its operation.
- iSCSI Internet small computer system interface
- Clustering traffic may be handled using a remote direct memory access (RDMA) protocol that runs on top of TCP. Clustering may be combined into the same device as TCP offload. Further convergence may be achieved if the iSCSI protocol uses the RDMA fabric.
- Some embodiments according to the present invention may provide for the convergence of three fabrics into a single TCP/IP/Ethernet-based fabric.
- the present invention also contemplates the convergence of more or less than three fabrics into a single TCP/IP/Ethernet-based fabric.
- One device may be placed on a motherboard and may support, for example, local area network (LAN), storage area network (SAN), network attached storage (NAS) and Cluster/Interprocess Communication (IPC).
- the device may allow for flexible resource allocation among the different fabrics and may allow for an implementation in which space is limited (e.g., a Server Blade environment).
- a single device may replace, for example, three subsystems.
- Technology may be implemented using a single back plane to convey all types of traffic instead of three different protocols each requiring three dedicated lanes. Such technology may reduce cost and complexity as well as save on space.
- Some embodiments according to the present invention provide an architectural approach (e.g., a multiple-in-one approach) in which storage, clustering and network requirements that need or otherwise would benefit from hardware acceleration are identified and implemented in hardware. Some aspects of complex processing may still be handled by the host.
- the multiple-in-one device may provide savings in silicon, processing power and memory requirements. Furthermore, the cost of each implementation and space used by each implementation may be substantially reduced such that features and functions may be combined on a single chip.
- Some embodiments according to the present invention provide for a flow-through network interface card (NIC).
- the flow-through NIC may be optimized to minimize the resources used to handle different traffic types and different interfaces.
- an iSCSI state may be kept mainly on a host memory.
- the host memory may be used, for example, for buffering of incomplete or uncommitted TCP, iSCSI or clustering data. Information tracking this data may be loaded into the single chip as needed. Consequently, the program on the adapter may be substantially smaller and use less central processing unit (CPU) power and memory.
- CPU central processing unit
- time-consuming mechanisms e.g., per byte processing
- time-consuming processes include, for example, header-data separation, zero-copy service to application buffers, data integrity checks and digests, and notification optimizations.
- Some embodiments according to the present invention may provide for mode co-existence.
- On-chip resources e.g., a context memory
- the host may control the number of connections used for each communication type.
- the number of bytes used to store the context varies by connection type (e.g., TCP, TCP and IPSec, iSCSI on TCP, iSCSI on RDMA, and RDMA) and by number of outstanding activities (e.g., the number of windows/regions, RDMA Reads, Commands, etc.)
- the host may control the context size per connection, thereby further optimizing the device utility.
- the device may also be fully compatible with existing LAN controllers.
- LAN traffic may be supported concurrently with TCP offload, iSCSI and RDMA traffic.
- FIG. 6 shows a representation illustrating an embodiment of a Data Center according to the present invention.
- the Data Center is illustrated as a three tier architecture, however, the present invention also contemplates architectures with more or less than three tiers.
- a server is shown with a layer 2/layer 4/layer 5 (L2/L4/L5) adapter.
- the single adapter may handle, for example, network traffic, storage traffic, cluster traffic and management traffic.
- the single fabric may be based on TCP/IP.
- the particular server or server blade may have a single IP address.
- FIG. 7 shows a representation illustrating an embodiment of a converged network controller (CNC) architecture and a host system according to the present invention.
- the CNC architecture may be adapted to provide a flow-through NIC.
- the CNC architecture provides a TCP enabled Ethernet controller (TEEC) that provides TCP offload services.
- TEEC TCP enabled Ethernet controller
- Hardware, firmware and software may be added to provide layer 5 (L5) functionality. Protocols such as iSCSI and RDMA may be considered L5 technologies.
- HBA host bus adapter
- the CNC architecture may provide for a different functionality split according to some embodiments of the present invention.
- iSCSI may provide, for example, control functions and data transfer functions.
- the control functions may include, for example, discover, security, management, login and error recovery.
- the data transfer portion may build iSCSI protocol data units (PDUs) from the SCSI CDBs it gets from the operating system (OS) and may submit them to the iSCSI peer for execution.
- An iSCSI session might include multiple TCP connections with each carrying commands, data and status information.
- iSCSI may keep state information that is updated by iSCSI PDUs transmitted or received.
- the CNC architecture may keep all of this data on the host, thereby saving the costs and complexity of running it on the CNC. This also may overcome the limitations imposed by the limited memory available on a conventional HBA.
- the software interface may be exposed to the OS may be similar or identical to a conventional HBA.
- the CNC may support the same SCSI miniport or Stor Port interface as in a Microsoft OS.
- the CNC may partition the work between the SCSI miniport running on the host and the CNC hardware differently from a conventional HBA.
- the host may get the SCSI CDB and the iSCSI context for a connection and may then construct an iSCSI command with or without data.
- the host may transfer to the CNC an iSCSI PDU without the Digest(s) and the marker.
- a separate header and payload digest may be used.
- a cyclical redundancy check (CRC) such as CRC32c may be used.
- Specific fields in the PUD may carry the CRC results.
- the fields may also provide for a finite-interval marker (FIM) or other types of markers.
- the marker may be a 32-bit construct that may be placed in the TCP byte stream in a predetermined interval that is possibly negotiated during login.
- the CNC may construct TCP segments that carry the iSCSI PDUs, may compute the CRC, may insert the CRC in the corresponding fields and may insert the marker. Since the overhead of constructing an iSCSI PDU may be limited as compared with per-byte operations or squeezing a marker inside the data, which may necessitate a copy or break of the data to allow for the marker, these operations may be moved into the CNC. Via a direct memory access (DMA) engine, the iSCSI PDU may be placed in the CNC in pieces that meet the TCP maximum transmission unit (MTU). If the PDU is larger than the TCP MTU, then the CNC may chop the PDU into MTU size segments.
- DMA direct memory access
- Each section of the PDU may then be encapsulated into a TCP segment.
- the CNC may account for the marker (e.g., the FIM) and the locations of the header and data digests and may insert them in place for all the segments that combined form the iSCSI PDU.
- Some embodiments according to the present invention may benefit from the construction of the iSCSI PDU by the host instead of the on an HBA since the host CPU may be much faster than an embedded CPU and memory on an HBA, may have more memory resources and may be constrained by fewer limitations in constructing the iSCSI PDU at wire speed or faster with low CPU utilization. Consequently, the CNC may be leanly designed and may focus on data transfer acceleration rather than on control.
- a driver may keep an initiator task tag (ITT), a command sequence number (CmdSN), a buffer tag from the SCSI command and a host location for the data.
- ITT initiator task tag
- CmdSN command sequence number
- the driver may use the information to program the CNC such that it may be ready for an incoming R2T.
- the iSCSI target may reply with an R2T for parts of the data or for the whole buffer. With possibly no software assistance, the CNC may automatically fetch the requested data from the host memory for transmission.
- a driver may keep the IIT, the CmdSN, the buffer tag from the SCSI command and the host location for the data.
- the driver may use the information to program the CNC such that it may be ready for an incoming DATA_IN.
- the CNC may keep track of iSCSI PDU boundaries. In keeping track of the iSCSI PDU boundaries, the CNC may process iSCSI PDU headers or markers (e.g., FIMs) and may receive assistance from drivers.
- the CNC may process one iSCSI PDU header after another to get the type of the PDU and its length.
- the marker if used, may be placed in known intervals in the TCP sequence number. If the CNC is looking for the beginning of the next PDU in the TCP byte stream, it may get it from the marker. If the marker is not used, the driver may be of some assistance with out-of-order TCP segments. The driver may re-order the TCP data, may process the iSCSI PDU headers and may then feed the CNC with the next expected TCP sequence number for the next iSCSI PDU.
- markers e.g., FIMs
- the CNC may locate markers (e.g., FIM, if used) and may remote the markers from the data stream.
- the marker may not be part of the digest computation.
- the CNC may compute digests (if used), header and data and compare them to the values found in the incoming PDU. In case of an error, the CNC may flag it and may drop the PDU or may pass it to the iSCSI software for further processing and possible recovery.
- the CNC may separate the iSCSI PDU header and data.
- the CNC may use the ITT and the buffer offset to look into a table built when a SCSI Read command was sent.
- the data portion of the PDU may be stored in a designated buffer based upon, for example, a look-up value from the table.
- the header may be passed to the driver for further processing such as, for example, state updating.
- the CNC may receive an R2T iSCSI command. Using the ITT, the buffer offset and a desired data transfer length, the CNC may fetch data from the host and construct an iSCSI DATA_OUT PDU in response.
- the CNC may integrate in it complete RDMA capabilities.
- RDMA may be used to move data between two machines with minimal software overhead and minimal latency.
- RDMA may be used, for example, for IPC and for latency sensitive applications.
- data transfer may be accelerated and may be separated from the control plane. It may accelerate any application without have to add any application knowledge to the CNC.
- the CNC might have to parse the iSCSI PDU, keep iSCSI specific state information and follow the iSCSI protocol for generating some actions such as, for example, a DATA_OUT in response to an R2T).
- RDMA may reduce or eliminate the need for additional application knowledge.
- the CNC may accelerate many applications over its RDMA service.
- An RDMA NIC may support a marker-based upper layer protocol data unit (ULPDU) aligned (MPA) framing protocol such as, for example, MPA/direct data placement (DDP) as well as RDMA.
- the RNIC may support such protocols while exposing queue interfaces to the software as illustrated in FIG. 8 .
- FIG. 8 shows a representation illustrating an embodiment of RNIC interface (RI) according to the present invention.
- the RI may include, for example, the RNIC and the RNIC driver and library.
- each queue e.g., a send queue (SQ), a receive queue (RQ) and a completion queue (CQ)
- SQ send queue
- RQ receive queue
- CQ completion queue
- the CNC may process each WQE and may provide a CQE per the RDMA protocol.
- the CNC implementation may also be quite efficient with respect to the amount of memory and state kept on-chip.
- the CNC may support multiple types of communications concurrently.
- the CNC may support Ethernet traffic, TCP/IP traffic, iSCSI traffic, kernel RDMA, user-space RDMA and management traffic as illustrated in FIG. 9 .
- FIG. 9 shows a representation illustrating an embodiment of a server (or client) according to the present invention.
- the server is shown with a single Ethernet connector coupled to a unified controller.
- the unified controller may allow for the sharing of particular components such as, for example, an L2 NIC and a TCP/IP processor.
- the software of the server includes, for example, a unified driver which provides the drivers for the multiple types of communication.
- the data may also flow along a unified path through the unified driver to the various services.
- FIGS. 14 and 15 show embodiments of support by the CNC of different types of traffic according to the present invention.
- FIG. 14 shows an embodiment of a CNC software interface according to the present invention.
- FIG. 15 shows an embodiment of a CNC kernel RDMA software interface according to the present invention.
- the CNC may be configured to carry different traffic types on each TCP/IP connection. For every TCP/IP connection supported, the CNC may keep context information as illustrated in FIG. 13 .
- the context information may be dynamically allocated to support any mix of traffic and may be flexible enough to allow for different amounts of resources even among connections of the same type. For example, some RDMA connections may be supported by many memory windows/regions while other RDMA connections may be supported by only a few memory windows/regions.
- the context information may be adapted to best serve each connection.
- the CNC may integrate communication technologies that were traditionally delivered in separate integrated circuits and typically on separate adapters.
- the CNC may provide a TCP offload engine.
- FIGS. 11 and 12 show representation illustrating an embodiment of a TCP offload engine during receive and transmit, respectively, according to the present invention.
- the CNC may focus on data transfer in the hardware and connection set-up and tear-down in the software.
- the CNC may also provide iSCSI acceleration in hardware with minimal hardware that may deal with intensive per-byte operations or with accelerations (e.g., performance critical accelerations, R2T).
- the CNC may provide full-functionality RDMA with minimal memory foot print and may exhibit lower cast than a other proprietary solutions.
- a software unified driver architecture may manage the hardware resources and may allocate them to different communications mechanisms.
- the CNC approach also provides for high versatility mapping of received frames payload to a set of different types of host buffer structures (e.g., physical address, linked lists and virtual addressing).
- the CNC approach may also allow for simultaneous operation of all of the communication types and for dynamic resource allocation for them.
- One or more embodiments according to the present invention may have one or more of the advantages as set forth below.
- Some embodiments according to the present invention may provide a unified data path and a unified control path.
- a special block for each may be provided.
- Some embodiments according to the present invention may provide multiple functions supported by a single IP address in a hardware accelerated environment.
- Some embodiments according to the present invention may provide an efficient approach toward context memory through, for example, a flexible allocation of limited hardware resources for the various protocols in a hardware accelerated TCP offload engine.
- the memory may be pooled instead of providing a dedicated resource per function.
- Some embodiments according to the present invention may provide a single TCP stack with hardware acceleration that supports multiple protocols.
- Some embodiments according to the present invention may provide acceleration of converged network traffic that may allow for the elimination of a multiple deep packet lookup and a series of dedicated IC to process each of the protocols separately.
- Some embodiments according to the present invention may provide for a low cast acceleration of converged network traffic by a single integrated circuit into multiple host software interfaces and may provide multiple distinct existing services.
- Some embodiments according to the present invention may provide for a low cost acceleration of converged network traffic by a single integrated circuit into a single bus interface (e.g., peripheral component interface (PCI)) on a host hardware and may provide multiple distinct existing services. Multiple separate bus slots may be eliminated and low cost system chipsets may be allowed.
- PCI peripheral component interface
- Some embodiments according to the present invention may provide for single chip that may not need an external memory or a physical interface and that may lower the cost and foot print to allow penetration into price sensitive markets.
- the single chip concept may allow for substantially higher volume than existing traditional designs.
- Some embodiments according to the present invention may provide higher density servers via, for example, server blades adapted for the CNC approach, by converging all of the communications interfaces for the server on one connector. All of the server connectivity may be funneled through one connection on the back plane instead of multiple connections.
- the minimal footprint of the CNC may provide benefits especially in a space constrained environment such as servers (e.g., Server Blade servers).
- FIG. 10 shows a representation illustrating an embodiment of a server blade according to the present invention.
- Some embodiments according to the present invention may eliminate the need for a plurality of registered jack-45 (RJ-45) connectors, thereby saving the cost of the connectors and the cabling along with alleviating the need to run multiple, twisted-pair cables in a physically constrained environment.
- RJ-45 registered jack-45
- Some embodiments according to the present invention may provide functionality and integration, for example, by supporting all of the communication needs of the server.
- the need for separate IPC adapters and separate storage adapters may be reduced or eliminated.
- communications cost may be substantially reduced.
- Some embodiments according to the present invention may provide high density servers by allowing the removal of functionality from each server. Density may be increased, for example, by eliminating the need for hard disk, any storage adapter on each server or the need for a separate KVM for each server.
- Some embodiments according to the present invention may provide high density servers with minimal power consumption by using smaller power supplies and by minimizing the need for cooling that may allow for smaller mechanical form factors.
- Some embodiments according to the present invention may provide for low cost servers with low cost CPUs that may deliver the same performance as may be expected from high cost CPUs with non-accelerated network controllers.
- Some embodiments according to the present invention may provide for the integration of server management.
- the integration of server management may eliminate, for example, the need for a dedicated connector and may save the cost for a three-way switch typically used to split the management traffic from the rest of the communication traffic.
- Some embodiments according to the present invention may replace the functionality provided by four or more separate adapters and may eliminate the need for a dedicated L4/L5 switch in front of them.
- the present invention may be realized in hardware, software, or a combination of hardware and software.
- the present invention may be realized in a centralized fashion in one computer system, or in a distributed fashion where different elements are spread across several interconnected computer systems. Any kind of computer system or other apparatus adapted for carrying out the methods described herein is suited.
- a typical combination of hardware and software may be a general-purpose computer system with a computer program that, when being loaded and executed, controls the computer system such that it carries out the methods described herein.
- the present invention may also be embedded in a computer program product, which comprises all the features enabling the implementation of the methods described herein, and which when loaded in a computer system is able to carry out these methods.
- Computer program in the present context means any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following: a) conversion to another language, code or notation; b) reproduction in a different material form.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Computer And Data Communications (AREA)
Abstract
Description
- This application makes reference to, claims priority to and claims benefit from U.S. Provisional Patent Application Ser. No. 60/477,279, entitled “System and Method for Network Interfacing in a Multiple Network Environment” and filed on Jun. 10, 2003; U.S. Provisional Patent Application Ser. No. 60/478,106, entitled “System and Method for Network Interfacing” and filed on Jun. 11, 2003; U.S. Provisional Patent Application Ser. No. 60/408,617, entitled “System and Method for TCP/IP Offload” and filed on Sep. 6, 2002; U.S. Provisional Patent Application Ser. No. 60/407,165, entitled “System and Method for TCP Offload” and filed on Aug. 30, 2002; U.S. Provisional Patent Application Ser. No. 60/456,265, entitled “System and Method for TCP Offload” and filed on Mar. 30, 2003; U.S. Provisional Patent Application Ser. No. 60/456,260, entitled “System and Method for Handling Out-of-Order Frames” and filed on Mar. 20, 2003; U.S. Provisional Patent Application Ser. No. 60/410,022, entitled “System and Method for TCP Offloading and Uploading” and filed on Sep. 11, 2002; U.S. patent application Ser. No. 10/298,817, entitled “System and Method for TCP Offloading and Uploading” and filed on Nov. 18, 2002; U.S. Provisional Patent Application Ser. No. 60/411,294, entitled “System and Method for Handling Partially Processed Frames” and filed on Sep. 17, 2002; U.S. patent application Ser. No. 10/302,474, entitled “System and Method for Handling Frames in Multiple Stack Environments” and filed on Nov. 21, 2002; United States Provisional Patent Application Ser. No. 60/408,207, entitled “System and Method for Fault Tolerant TCP Offload” and filed on Sep. 4, 2002; U.S. patent application Ser. No. 10/337,029, entitled “System and Method for Fault Tolerant TCP Offload” and filed on Jan. 6, 2003; U.S. Provisional Patent Application Ser. No. 60/405,539, entitled “Remote Direct Memory Access over TCP/IP using Generic Buffers for Non-Posting TCP” and filed on Aug. 23, 2002; U.S. Provisional Patent Application Ser. No. 60/398,663, entitled “Dual TCP/IP Stacks Connection Management for Winsock Direct (WSD)” and filed on Jul. 26, 2002; U.S. Provisional Patent Application Ser. No. 60/434,503, entitled “System and Method for Handling Multiple Stack Environments” and filed on Dec. 18, 2002; U.S. patent application Ser. No. 10/336,983, entitled “System and Method for Handling Multiple Stack Environments” and filed on Jan. 6, 2003; U.S. Provisional Patent Application Ser. No. 60/403,817, entitled “One Shot RDMA Having Only a 2 Bit State” and filed on Aug. 14, 2002; U.S. Provisional Patent Application Ser. No. 60/404,709, entitled “Optimizing RDMA for Storage Applications” and filed on Aug. 19, 2002; U.S. Patent Application Ser. No. 60/419,354, entitled “System and Method for Statistical Provisioning” and filed on Oct. 18, 2002; U.S. Patent Application Ser. No. 60/420,901, entitled “System and Method for Statistical Provisioning” and filed on Oct. 24, 2002; U.S. Patent Application Ser. No. 60/439,951, entitled “System and Method for Statistical Provisioning” and filed on Jan. 14, 2003; U.S. Patent Application Ser. No. 60/442,360, entitled “System and Method for Statistical Provisioning” and filed on Jan. 24, 2003; U.S. Provisional Patent Application Ser. No. 60/425,959, entitled “Joint Memory Management for User Space and Storage” and filed on Nov. 12, 2002; U.S. Provisional Patent Application Ser. No. 60/456,266, entitled “Self-Describing Transport Protocol Segments” and filed on Mar. 20, 2003; U.S. Provisional Patent Application Ser. No. 60/437,887, entitled “Header Alignment and Complete PDU” and filed on Jan. 2, 2003; U.S. Provisional Patent Application Ser. No. 60/456,322, entitled “System and Method for Handling Transport Protocol Segments” and filed on Mar. 20, 2003; and U.S. patent application Ser. No. 10/230,643, entitled “System and Method for Identifying Upper Layer Protocol Message Boundaries” and filed on Aug. 29, 2002.
- The above-referenced United States patent applications are hereby incorporated herein by reference in their entirety.
- Certain embodiments of the invention relate to interfaces for networks. More specifically, certain embodiments of the invention relate to a method and system for network interfacing.
- More information is being processed and stored as network traffic (e.g., Internet traffic) continues to grow at an astonishing rate. The average size of a file or a message continues to increase as larger amounts of data are generated, especially with respect to media rich files and messages. Consequently, more servers and more storage are being employed. To deal with the deluge of information, Data Centers used by Enterprises or Internet Service Providers (ISPs) have gained in popularity. Data Centers are high-density computing configurations generally characterized by high performance, low power and minimal real estate requirements.
-
FIG. 1 shows a general arrangement for a Data Center in three tiers, although in some cases the tiers may be collapsed. The first tier interfaces the external network (e.g., a local area network (LAN) or a wide area network (WAN)) and directly serves the clients that typically run transmission control protocol/Internet protocol (TCP/IP) applications (e.g., hypertext transport protocol (HTTP) 1.0 and HTTP 1.1). The first tier has static information from which it can draw via its direct attached storage (DAS). To satisfy requests for dynamic content or for transactions, the first tier interfaces with the second tier servers. The second tier is also known as the Application Tier and has multiple communication requirements: high performance storage access for content typically serviced over a Fibre Channel Storage Area Network (SAN); communication with first tier servers over LAN with TCP/IP over Ethernet; communication with the third tier for data base access with a low latency, low central processing unit (CPU) utilization fabric such as a Virtual Interface Architecture (VIA) for clustering and Interprocess Communication (IPC). Second tier servers often communicate among themselves for load sharing and concurrent execution of the application. Hence, a second tier machine may employ three different fabrics: LAN, SAN and clustering. A similar description is applicable to the third tier. Hence, each server has a collection of adapters to serve its requirements for networking, storing and clustering. Such requirements produce systems with substantial power and space requirements. - The three separate networks are quite different from each other. Cluster, small computer system interface (SCSI) for DAS and Fibre Channel use Host Bus Adapters (HBAs) and operate directly on application data and run complete layer 2 (L2), layer 3 (L3), layer 4 (L4) and layer 5 (L5) protocol processing stacks within on-board computers. These programs are large (typically greater than 100 KB) and computationally quite intensive. Furthermore, these programs expect large amounts of memory to operate. Additional adapters are also required for clustering/disk accesses. Block level storage access requires a dedicated network to run the SCSI command set (e.g., SCSI-architecture-model-2 (SAM-2)) on a dedicated cable (e.g., DAS) or a specialized infrastructure like Fibre Channel to satisfy unique requirements to provide high bandwidth, low latency and robustness. Clustering usually employs a specialized adapter that supports a very low latency network infrastructure that is usually proprietary. It also uses a special software interface to the operating system (OS) to minimize host overhead by employing OS Kernel bypass techniques. As these different networks have evolved separately with their own unique requirements, separate adapter cards were needed.
- As density requirements for servers increase, as evidenced by the use of Server Blades in servers, the space required for the three different types of adapters is becoming less available. The problem is further exacerbated since additional adapters may be used to provide fault tolerance or load balancing. Furthermore, financial considerations tend to drive organizations to seek a lower Total-Cost-of-Ownership (TCO) solution. The cost of managing three different fabrics and the toll on the information technology (IT) departments which must provide personnel trained in multiple technologies are substantial burdens to bear.
-
FIGS. 2 and 3 show conventional HBA arrangements and illustrate data and control flow. The HBA used for Fibre Channel and SCSI implements the complete protocol stack on the HBA and exposes the OS to a SCSI-like interface such as, for example, a command descriptor block (CDB). This places the burden of implementation of the complete conversion from an application memory down to the wire protocol on the adapter. Consequently, a large CPU with a large attached memory is used. The large attached memory is used to store the CPU program, transmit (TX) data, receive (RX) data as well as copies of host control structures. - Remote direct memory access (RDMA) adapters for clustering such as used in Infiniband systems have similar architectures with even greater requirements for local memory to keep a copy of a memory translation table and other control structures.
- Until recently, TCP/IP was not considered a feasible solution as it runs in software which generally involves more CPU overhead and high latencies. Furthermore, TCP/IP does not guarantee all segments are received from the wire in the order that they were transmitted. Consequently, the TCP layer has to re-order the received segments to reconstruct the originally transmitted message. Nevertheless, protocols have been developed that run on TCP/IP. For example, Internet SCSI (iSCSI) places the SCSI command set on top of TCP/IP. In another example, iWARP places the IPC technology of RDMA on top of TCP/IP.
-
FIGS. 4 and 5 show conventional servers. InFIG. 4 , each type of traffic has its respective subsystem. For example, the storage subsystem has its own Ethernet connector, its own storage HBA and its own driver. The conventional server may even include one or more proprietary network interfaces.FIG. 5 shows another conventional server in which alayer 4/layer 5 (L4/L5) Ethernet switch is employed to reduce the number of Ethernet connectors. However, the conventional server still employs separate adapters and network interface cards (NICs). Furthermore, the conventional server may still employ a proprietary network interface which cannot be coupled to the L4/L5 Ethernet switch. - Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of skill in the art, through comparison of such systems with some aspects of the present invention as set forth in the remainder of the present application with reference to the drawings.
- Aspects of the present invention may be found in, for example, systems and methods that provide network interfacing. In one embodiment, the present invention may provide a data center. The data center may include, for example, a first tier, a second tier and a third tier. The first tier may include, for example, a first server. The second tier may include, for example, a second server. The third tier may include, for example, a third server. At least one of the first server, the second server and the third server may handle a plurality of different traffic types over a single fabric.
- In another embodiment, the present invention may provide a server. The server may include, for example, an integrated chip and an Ethernet connector. The Ethernet connector may be coupled to the integrated chip. The Ethernet connector and the integrated chip may handle, for example, a plurality of different types of traffic.
- In yet another embodiment, the present invention may provide a method for communicating with a server. The method may include, for example, one or more of the following: using a single fabric for a plurality of different types of traffic; and handling the plurality of different types of traffic via a single layer 2 (L2) connector of the server.
- In yet still another embodiment, the present invention may provide a method for communicating in a data center. The method may include, for example, one or more of the following: accessing a storage system over a single fabric; accessing a cluster over the single fabric; and accessing a network over the single fabric.
- These and other advantages, aspects and novel features of the present invention, as well as details of an illustrated embodiment thereof, will be more fully understood from the following description and drawings.
-
FIG. 1 shows a general arrangement for a Data Center in three tiers. -
FIG. 2 shows conventional host bus adapter (HBA) arrangements. -
FIG. 3 shows a conventional HBA arrangement. -
FIG. 4 shows a conventional server. -
FIG. 5 shows another conventional server. -
FIG. 6 shows a representation illustrating an embodiment of a Data Center according to the present invention. -
FIG. 7 shows a representation illustrating an embodiment of a converged network controller (CNC) architecture and a host system according to the present invention -
FIG. 8 shows a representation illustrating an embodiment of a remote-direct-memory-access network interface card interface (RI) according to the present invention -
FIG. 9 shows a representation illustrating an embodiment of a server according to the present invention. -
FIG. 10 shows a representation illustrating an embodiment of a server blade according to the present invention. -
FIG. 11 shows a representation illustrating an embodiment of a TCP offload engine during receive according to the present invention. -
FIG. 12 shows a representation illustrating an embodiment of a TCP offload engine during transmit according to the present invention. -
FIG. 13 shows an embodiment of a method for storing and fetching context information according to the present invention. -
FIG. 14 shows a representation illustrating an embodiment of a CNC software interface according to the present invention. -
FIG. 15 shows a representation illustrating an embodiment of a CNC kernel remote-direct-memory-access (RDMA) software interface according to the present invention. - Aspects of the present invention may be found in, for example, systems and methods that provide network interfacing. Some embodiments according to the present invention provide a device that can handle all the communication needs of a computer (e.g., a server, a desktop, etc.) The device may use protocols that are running on transmission control protocol/Internet protocol (TCP/IP) such as, for example, TCP/IP/Ethernet. Storage traffic may be handled using an Internet small computer system interface (iSCSI) protocol which relies on TCP as the transport and may employ a TCP offload engine to accelerate its operation. Clustering traffic may be handled using a remote direct memory access (RDMA) protocol that runs on top of TCP. Clustering may be combined into the same device as TCP offload. Further convergence may be achieved if the iSCSI protocol uses the RDMA fabric.
- Some embodiments according to the present invention may provide for the convergence of three fabrics into a single TCP/IP/Ethernet-based fabric. The present invention also contemplates the convergence of more or less than three fabrics into a single TCP/IP/Ethernet-based fabric. One device may be placed on a motherboard and may support, for example, local area network (LAN), storage area network (SAN), network attached storage (NAS) and Cluster/Interprocess Communication (IPC). The device may allow for flexible resource allocation among the different fabrics and may allow for an implementation in which space is limited (e.g., a Server Blade environment). For example, a single device may replace, for example, three subsystems. Technology may be implemented using a single back plane to convey all types of traffic instead of three different protocols each requiring three dedicated lanes. Such technology may reduce cost and complexity as well as save on space.
- Some embodiments according to the present invention provide an architectural approach (e.g., a multiple-in-one approach) in which storage, clustering and network requirements that need or otherwise would benefit from hardware acceleration are identified and implemented in hardware. Some aspects of complex processing may still be handled by the host. The multiple-in-one device may provide savings in silicon, processing power and memory requirements. Furthermore, the cost of each implementation and space used by each implementation may be substantially reduced such that features and functions may be combined on a single chip.
- Some embodiments according to the present invention provide for a flow-through network interface card (NIC). The flow-through NIC may be optimized to minimize the resources used to handle different traffic types and different interfaces. For example, an iSCSI state may be kept mainly on a host memory. The host memory may be used, for example, for buffering of incomplete or uncommitted TCP, iSCSI or clustering data. Information tracking this data may be loaded into the single chip as needed. Consequently, the program on the adapter may be substantially smaller and use less central processing unit (CPU) power and memory.
- Some embodiments according to the present invention may provide that some time-consuming mechanisms (e.g., per byte processing) may be performed in hardware. Some examples of time-consuming processes include, for example, header-data separation, zero-copy service to application buffers, data integrity checks and digests, and notification optimizations.
- Some embodiments according to the present invention may provide for mode co-existence. On-chip resources (e.g., a context memory) that are used to keep the state information may be used with substantial flexibility based upon, for example, the needs of the host. The host may control the number of connections used for each communication type. The number of bytes used to store the context varies by connection type (e.g., TCP, TCP and IPSec, iSCSI on TCP, iSCSI on RDMA, and RDMA) and by number of outstanding activities (e.g., the number of windows/regions, RDMA Reads, Commands, etc.) The host may control the context size per connection, thereby further optimizing the device utility. The device may also be fully compatible with existing LAN controllers. LAN traffic may be supported concurrently with TCP offload, iSCSI and RDMA traffic.
-
FIG. 6 shows a representation illustrating an embodiment of a Data Center according to the present invention. The Data Center is illustrated as a three tier architecture, however, the present invention also contemplates architectures with more or less than three tiers. In each tier, a server is shown with alayer 2/layer 4/layer 5 (L2/L4/L5) adapter. The single adapter may handle, for example, network traffic, storage traffic, cluster traffic and management traffic. In one embodiment according to the present invention, the single fabric may be based on TCP/IP. As a consequence of using a single L2/L4/L5 adapter for a particular server or server blade, the particular server or server blade may have a single IP address. -
FIG. 7 shows a representation illustrating an embodiment of a converged network controller (CNC) architecture and a host system according to the present invention. The CNC architecture may be adapted to provide a flow-through NIC. In one embodiment, the CNC architecture provides a TCP enabled Ethernet controller (TEEC) that provides TCP offload services. Hardware, firmware and software may be added to provide layer 5 (L5) functionality. Protocols such as iSCSI and RDMA may be considered L5 technologies. Unlike conventional host bus adapter (HBA) architectures, the CNC architecture may provide for a different functionality split according to some embodiments of the present invention. - iSCSI may provide, for example, control functions and data transfer functions. The control functions may include, for example, discover, security, management, login and error recovery. The data transfer portion may build iSCSI protocol data units (PDUs) from the SCSI CDBs it gets from the operating system (OS) and may submit them to the iSCSI peer for execution. An iSCSI session might include multiple TCP connections with each carrying commands, data and status information. For each connection, iSCSI may keep state information that is updated by iSCSI PDUs transmitted or received. The CNC architecture may keep all of this data on the host, thereby saving the costs and complexity of running it on the CNC. This also may overcome the limitations imposed by the limited memory available on a conventional HBA. The software interface may be exposed to the OS may be similar or identical to a conventional HBA. For example, the CNC may support the same SCSI miniport or Stor Port interface as in a Microsoft OS. The CNC may partition the work between the SCSI miniport running on the host and the CNC hardware differently from a conventional HBA.
- An embodiment of a hardware interface to the CNC for iSCSI operations according to the present invention is set forth below.
- During transmission, the host may get the SCSI CDB and the iSCSI context for a connection and may then construct an iSCSI command with or without data. The host may transfer to the CNC an iSCSI PDU without the Digest(s) and the marker. A separate header and payload digest may be used. A cyclical redundancy check (CRC) such as CRC32c may be used. Specific fields in the PUD may carry the CRC results. The fields may also provide for a finite-interval marker (FIM) or other types of markers. The marker may be a 32-bit construct that may be placed in the TCP byte stream in a predetermined interval that is possibly negotiated during login. The CNC may construct TCP segments that carry the iSCSI PDUs, may compute the CRC, may insert the CRC in the corresponding fields and may insert the marker. Since the overhead of constructing an iSCSI PDU may be limited as compared with per-byte operations or squeezing a marker inside the data, which may necessitate a copy or break of the data to allow for the marker, these operations may be moved into the CNC. Via a direct memory access (DMA) engine, the iSCSI PDU may be placed in the CNC in pieces that meet the TCP maximum transmission unit (MTU). If the PDU is larger than the TCP MTU, then the CNC may chop the PDU into MTU size segments. Each section of the PDU may then be encapsulated into a TCP segment. The CNC may account for the marker (e.g., the FIM) and the locations of the header and data digests and may insert them in place for all the segments that combined form the iSCSI PDU.
- Some embodiments according to the present invention may benefit from the construction of the iSCSI PDU by the host instead of the on an HBA since the host CPU may be much faster than an embedded CPU and memory on an HBA, may have more memory resources and may be constrained by fewer limitations in constructing the iSCSI PDU at wire speed or faster with low CPU utilization. Consequently, the CNC may be leanly designed and may focus on data transfer acceleration rather than on control.
- For a SCSI Write command encapsulated into an iSCSI command, a driver may keep an initiator task tag (ITT), a command sequence number (CmdSN), a buffer tag from the SCSI command and a host location for the data. The driver may use the information to program the CNC such that it may be ready for an incoming R2T. The iSCSI target may reply with an R2T for parts of the data or for the whole buffer. With possibly no software assistance, the CNC may automatically fetch the requested data from the host memory for transmission.
- For a SCSI read command encapsulated into an iSCSI command, a driver may keep the IIT, the CmdSN, the buffer tag from the SCSI command and the host location for the data. The driver may use the information to program the CNC such that it may be ready for an incoming DATA_IN.
- During reception, as TCP segments are received for a connection that is an iSCSI connection, the CNC may keep track of iSCSI PDU boundaries. In keeping track of the iSCSI PDU boundaries, the CNC may process iSCSI PDU headers or markers (e.g., FIMs) and may receive assistance from drivers. When iSCSI traffic flows in order, the CNC may process one iSCSI PDU header after another to get the type of the PDU and its length. The marker, if used, may be placed in known intervals in the TCP sequence number. If the CNC is looking for the beginning of the next PDU in the TCP byte stream, it may get it from the marker. If the marker is not used, the driver may be of some assistance with out-of-order TCP segments. The driver may re-order the TCP data, may process the iSCSI PDU headers and may then feed the CNC with the next expected TCP sequence number for the next iSCSI PDU.
- When the iSCSI PDU boundaries are known, the CNC may locate markers (e.g., FIM, if used) and may remote the markers from the data stream. The marker may not be part of the digest computation. The CNC may compute digests (if used), header and data and compare them to the values found in the incoming PDU. In case of an error, the CNC may flag it and may drop the PDU or may pass it to the iSCSI software for further processing and possible recovery.
- For DATA_IN, the CNC may separate the iSCSI PDU header and data. The CNC may use the ITT and the buffer offset to look into a table built when a SCSI Read command was sent. The data portion of the PDU may be stored in a designated buffer based upon, for example, a look-up value from the table. The header may be passed to the driver for further processing such as, for example, state updating.
- The CNC may receive an R2T iSCSI command. Using the ITT, the buffer offset and a desired data transfer length, the CNC may fetch data from the host and construct an iSCSI DATA_OUT PDU in response.
- The CNC may integrate in it complete RDMA capabilities. RDMA may be used to move data between two machines with minimal software overhead and minimal latency. RDMA may be used, for example, for IPC and for latency sensitive applications. Using RDMA, data transfer may be accelerated and may be separated from the control plane. It may accelerate any application without have to add any application knowledge to the CNC. For example, in support of iSCSI, the CNC might have to parse the iSCSI PDU, keep iSCSI specific state information and follow the iSCSI protocol for generating some actions such as, for example, a DATA_OUT in response to an R2T). RDMA may reduce or eliminate the need for additional application knowledge. Thus, the CNC may accelerate many applications over its RDMA service.
- An RDMA NIC (RNIC) may support a marker-based upper layer protocol data unit (ULPDU) aligned (MPA) framing protocol such as, for example, MPA/direct data placement (DDP) as well as RDMA. The RNIC may support such protocols while exposing queue interfaces to the software as illustrated in
FIG. 8 .FIG. 8 shows a representation illustrating an embodiment of RNIC interface (RI) according to the present invention. The RI may include, for example, the RNIC and the RNIC driver and library. In the illustrated queue pair (QP) model, each queue (e.g., a send queue (SQ), a receive queue (RQ) and a completion queue (CQ)) may have work queue elements (WQEs) or completion queue elements (CQEs) with a producer/consumer index. The CNC may process each WQE and may provide a CQE per the RDMA protocol. The CNC implementation may also be quite efficient with respect to the amount of memory and state kept on-chip. - The CNC may support multiple types of communications concurrently. For example, the CNC may support Ethernet traffic, TCP/IP traffic, iSCSI traffic, kernel RDMA, user-space RDMA and management traffic as illustrated in
FIG. 9 .FIG. 9 shows a representation illustrating an embodiment of a server (or client) according to the present invention. The server is shown with a single Ethernet connector coupled to a unified controller. The unified controller may allow for the sharing of particular components such as, for example, an L2 NIC and a TCP/IP processor. The software of the server includes, for example, a unified driver which provides the drivers for the multiple types of communication. The data may also flow along a unified path through the unified driver to the various services. -
FIGS. 14 and 15 show embodiments of support by the CNC of different types of traffic according to the present invention. For example,FIG. 14 shows an embodiment of a CNC software interface according to the present invention. In another example,FIG. 15 shows an embodiment of a CNC kernel RDMA software interface according to the present invention. - The CNC may be configured to carry different traffic types on each TCP/IP connection. For every TCP/IP connection supported, the CNC may keep context information as illustrated in
FIG. 13 . The context information may be dynamically allocated to support any mix of traffic and may be flexible enough to allow for different amounts of resources even among connections of the same type. For example, some RDMA connections may be supported by many memory windows/regions while other RDMA connections may be supported by only a few memory windows/regions. The context information may be adapted to best serve each connection. - The CNC may integrate communication technologies that were traditionally delivered in separate integrated circuits and typically on separate adapters. The CNC may provide a TCP offload engine.
FIGS. 11 and 12 show representation illustrating an embodiment of a TCP offload engine during receive and transmit, respectively, according to the present invention. The CNC may focus on data transfer in the hardware and connection set-up and tear-down in the software. The CNC may also provide iSCSI acceleration in hardware with minimal hardware that may deal with intensive per-byte operations or with accelerations (e.g., performance critical accelerations, R2T). In addition, the CNC may provide full-functionality RDMA with minimal memory foot print and may exhibit lower cast than a other proprietary solutions. A software unified driver architecture may manage the hardware resources and may allocate them to different communications mechanisms. The CNC approach also provides for high versatility mapping of received frames payload to a set of different types of host buffer structures (e.g., physical address, linked lists and virtual addressing). The CNC approach may also allow for simultaneous operation of all of the communication types and for dynamic resource allocation for them. - One or more embodiments according to the present invention may have one or more of the advantages as set forth below.
- Some embodiments according to the present invention may provide a unified data path and a unified control path. A special block for each may be provided.
- Some embodiments according to the present invention may provide multiple functions supported by a single IP address in a hardware accelerated environment.
- Some embodiments according to the present invention may provide an efficient approach toward context memory through, for example, a flexible allocation of limited hardware resources for the various protocols in a hardware accelerated TCP offload engine. In at least one embodiment, the memory may be pooled instead of providing a dedicated resource per function.
- Some embodiments according to the present invention may provide a single TCP stack with hardware acceleration that supports multiple protocols.
- Some embodiments according to the present invention may provide acceleration of converged network traffic that may allow for the elimination of a multiple deep packet lookup and a series of dedicated IC to process each of the protocols separately.
- Some embodiments according to the present invention may provide for a low cast acceleration of converged network traffic by a single integrated circuit into multiple host software interfaces and may provide multiple distinct existing services.
- Some embodiments according to the present invention may provide for a low cost acceleration of converged network traffic by a single integrated circuit into a single bus interface (e.g., peripheral component interface (PCI)) on a host hardware and may provide multiple distinct existing services. Multiple separate bus slots may be eliminated and low cost system chipsets may be allowed.
- Some embodiments according to the present invention may provide for single chip that may not need an external memory or a physical interface and that may lower the cost and foot print to allow penetration into price sensitive markets. The single chip concept may allow for substantially higher volume than existing traditional designs.
- Some embodiments according to the present invention may provide higher density servers via, for example, server blades adapted for the CNC approach, by converging all of the communications interfaces for the server on one connector. All of the server connectivity may be funneled through one connection on the back plane instead of multiple connections. The minimal footprint of the CNC may provide benefits especially in a space constrained environment such as servers (e.g., Server Blade servers).
FIG. 10 shows a representation illustrating an embodiment of a server blade according to the present invention. - Some embodiments according to the present invention may eliminate the need for a plurality of registered jack-45 (RJ-45) connectors, thereby saving the cost of the connectors and the cabling along with alleviating the need to run multiple, twisted-pair cables in a physically constrained environment.
- Some embodiments according to the present invention may provide functionality and integration, for example, by supporting all of the communication needs of the server. The need for separate IPC adapters and separate storage adapters may be reduced or eliminated. By using a single chip, limited real estate and one connector in a server, communications cost may be substantially reduced.
- Some embodiments according to the present invention may provide high density servers by allowing the removal of functionality from each server. Density may be increased, for example, by eliminating the need for hard disk, any storage adapter on each server or the need for a separate KVM for each server.
- Some embodiments according to the present invention may provide high density servers with minimal power consumption by using smaller power supplies and by minimizing the need for cooling that may allow for smaller mechanical form factors.
- Some embodiments according to the present invention may provide for low cost servers with low cost CPUs that may deliver the same performance as may be expected from high cost CPUs with non-accelerated network controllers.
- Some embodiments according to the present invention may provide for the integration of server management. The integration of server management may eliminate, for example, the need for a dedicated connector and may save the cost for a three-way switch typically used to split the management traffic from the rest of the communication traffic.
- Some embodiments according to the present invention may replace the functionality provided by four or more separate adapters and may eliminate the need for a dedicated L4/L5 switch in front of them.
- While the present invention has been described with reference to certain embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the present invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the present invention without departing from its scope. Therefore, it is intended that the present invention not be limited to the particular embodiments disclosed, but that the present invention will include all embodiments falling within the scope of the appended claims.
- Accordingly, the present invention may be realized in hardware, software, or a combination of hardware and software. The present invention may be realized in a centralized fashion in one computer system, or in a distributed fashion where different elements are spread across several interconnected computer systems. Any kind of computer system or other apparatus adapted for carrying out the methods described herein is suited. A typical combination of hardware and software may be a general-purpose computer system with a computer program that, when being loaded and executed, controls the computer system such that it carries out the methods described herein.
- The present invention may also be embedded in a computer program product, which comprises all the features enabling the implementation of the methods described herein, and which when loaded in a computer system is able to carry out these methods. Computer program in the present context means any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following: a) conversion to another language, code or notation; b) reproduction in a different material form.
- While the present invention has been described with reference to certain embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the present invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the present invention without departing from its scope. Therefore, it is intended that the present invention not be limited to the particular embodiment disclosed, but that the present invention will include all embodiments falling within the scope of the appended claims.
Claims (47)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/080,295 US20110185076A1 (en) | 2002-08-30 | 2011-04-05 | System and Method for Network Interfacing |
Applications Claiming Priority (20)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US40716502P | 2002-08-30 | 2002-08-30 | |
US40820702P | 2002-09-04 | 2002-09-04 | |
US40861702P | 2002-09-06 | 2002-09-06 | |
US41002202P | 2002-09-11 | 2002-09-11 | |
US41129402P | 2002-09-17 | 2002-09-17 | |
US42090102P | 2002-10-24 | 2002-10-24 | |
US42595902P | 2002-11-12 | 2002-11-12 | |
US43450302P | 2002-12-18 | 2002-12-18 | |
US43788703P | 2003-01-02 | 2003-01-02 | |
US43995103P | 2003-01-14 | 2003-01-14 | |
US44236003P | 2003-01-24 | 2003-01-24 | |
US45626603P | 2003-03-20 | 2003-03-20 | |
US45626003P | 2003-03-20 | 2003-03-20 | |
US45632203P | 2003-03-20 | 2003-03-20 | |
US45626503P | 2003-03-20 | 2003-03-20 | |
US47727903P | 2003-06-10 | 2003-06-10 | |
US47810603P | 2003-06-11 | 2003-06-11 | |
US10/652,330 US8010707B2 (en) | 2002-08-30 | 2003-08-29 | System and method for network interfacing |
US12/480,637 US7934021B2 (en) | 2002-08-29 | 2009-06-08 | System and method for network interfacing |
US13/080,295 US20110185076A1 (en) | 2002-08-30 | 2011-04-05 | System and Method for Network Interfacing |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/480,637 Continuation US7934021B2 (en) | 2002-08-29 | 2009-06-08 | System and method for network interfacing |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110185076A1 true US20110185076A1 (en) | 2011-07-28 |
Family
ID=41137622
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/480,637 Expired - Fee Related US7934021B2 (en) | 2002-08-29 | 2009-06-08 | System and method for network interfacing |
US13/080,295 Abandoned US20110185076A1 (en) | 2002-08-30 | 2011-04-05 | System and Method for Network Interfacing |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/480,637 Expired - Fee Related US7934021B2 (en) | 2002-08-29 | 2009-06-08 | System and method for network interfacing |
Country Status (1)
Country | Link |
---|---|
US (2) | US7934021B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9282118B2 (en) | 2012-11-13 | 2016-03-08 | Intel Corporation | Policy enforcement in computing environment |
US9384025B2 (en) | 2013-01-28 | 2016-07-05 | Intel Corporation | Traffic and/or workload processing |
US9935841B2 (en) | 2013-01-28 | 2018-04-03 | Intel Corporation | Traffic forwarding for processing in network environment |
US10592449B2 (en) * | 2011-12-13 | 2020-03-17 | Nasdaq Technology Ab | Method and devices for controlling operations of a central processing unit |
US11546261B2 (en) | 2018-08-10 | 2023-01-03 | Huawei Technologies Co., Ltd. | Congestion control method and related device |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8230090B2 (en) * | 2002-09-11 | 2012-07-24 | Broadcom Corporation | System and method for TCP offloading and uploading |
US7953876B1 (en) * | 2002-10-24 | 2011-05-31 | Emulex Design & Manufacturing Corporation | Virtual interface over a transport protocol |
US8458280B2 (en) | 2005-04-08 | 2013-06-04 | Intel-Ne, Inc. | Apparatus and method for packet transmission over a high speed network supporting remote direct memory access operations |
US7889762B2 (en) | 2006-01-19 | 2011-02-15 | Intel-Ne, Inc. | Apparatus and method for in-line insertion and removal of markers |
US8316156B2 (en) | 2006-02-17 | 2012-11-20 | Intel-Ne, Inc. | Method and apparatus for interfacing device drivers to single multi-function adapter |
US8078743B2 (en) * | 2006-02-17 | 2011-12-13 | Intel-Ne, Inc. | Pipelined processing of RDMA-type network transactions |
US7849232B2 (en) | 2006-02-17 | 2010-12-07 | Intel-Ne, Inc. | Method and apparatus for using a single multi-function adapter with different operating systems |
US8458377B2 (en) * | 2010-03-05 | 2013-06-04 | Lsi Corporation | DMA engine capable of concurrent data manipulation |
JP5858152B2 (en) * | 2012-04-27 | 2016-02-10 | 株式会社安川電機 | Machine control system, motion controller and connected equipment |
US20150169251A1 (en) * | 2013-12-12 | 2015-06-18 | Cirrus Data Solutions, Inc. | SYSTEMS, APPARATUS, AND METHODS FOR TRANSMITTING DATA AND INSTRUCTIONS USING AN iSCSI COMMAND |
US10230531B2 (en) * | 2014-10-23 | 2019-03-12 | Hewlett Packard Enterprise Development Lp | Admissions control of a device |
WO2016068942A1 (en) | 2014-10-30 | 2016-05-06 | Hewlett Packard Enterprise Development Lp | Encryption for transactions in a memory fabric |
US10699031B2 (en) | 2014-10-30 | 2020-06-30 | Hewlett Packard Enterprise Development Lp | Secure transactions in a memory fabric |
US10320918B1 (en) * | 2014-12-17 | 2019-06-11 | Xilinx, Inc. | Data-flow architecture for a TCP offload engine |
US10509764B1 (en) | 2015-06-19 | 2019-12-17 | Amazon Technologies, Inc. | Flexible remote direct memory access |
US20170322897A1 (en) * | 2016-05-06 | 2017-11-09 | Sandisk Technologies Inc. | Systems and methods for processing a submission queue |
US11409685B1 (en) | 2020-09-24 | 2022-08-09 | Amazon Technologies, Inc. | Data synchronization operation at distributed computing system |
US11467992B1 (en) | 2020-09-24 | 2022-10-11 | Amazon Technologies, Inc. | Memory access operation in distributed computing system |
US11354258B1 (en) * | 2020-09-30 | 2022-06-07 | Amazon Technologies, Inc. | Control plane operation at distributed computing system |
US12126548B2 (en) * | 2021-03-25 | 2024-10-22 | Nokia Solutions And Networks Oy | Supporting communications for data storage |
US12001352B1 (en) | 2022-09-30 | 2024-06-04 | Amazon Technologies, Inc. | Transaction ordering based on target address |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010037406A1 (en) * | 1997-10-14 | 2001-11-01 | Philbrick Clive M. | Intelligent network storage interface system |
US20030046330A1 (en) * | 2001-09-04 | 2003-03-06 | Hayes John W. | Selective offloading of protocol processing |
US20040010594A1 (en) * | 2002-07-11 | 2004-01-15 | International Business Machines Corporation | Virtualizing the security parameter index, marker key, frame key, and verification tag |
Family Cites Families (383)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4333020A (en) * | 1979-05-23 | 1982-06-01 | Motorola, Inc. | MOS Latch circuit |
FR2494465B1 (en) * | 1980-11-14 | 1987-02-13 | Epd Engineering Projectdevelop | POCKET COMPUTER |
US4395774A (en) * | 1981-01-12 | 1983-07-26 | National Semiconductor Corporation | Low power CMOS frequency divider |
US4463424A (en) * | 1981-02-19 | 1984-07-31 | International Business Machines Corporation | Method for dynamically allocating LRU/MRU managed memory among concurrent sequential processes |
US4445051A (en) * | 1981-06-26 | 1984-04-24 | Burroughs Corporation | Field effect current mode logic gate |
US4433378A (en) * | 1981-09-28 | 1984-02-21 | Western Digital | Chip topography for MOS packet network interface circuit |
US4449248A (en) * | 1982-02-01 | 1984-05-15 | General Electric Company | Battery saving radio circuit and system |
JPS5968072A (en) * | 1982-10-13 | 1984-04-17 | Sharp Corp | Small-sized electronic equipment for function conversion |
US4599526A (en) * | 1983-05-13 | 1986-07-08 | At&T Bell Laboratories | Clocked latching circuit |
US4590550A (en) * | 1983-06-29 | 1986-05-20 | International Business Machines Corporation | Internally distributed monitoring system |
US4519068A (en) * | 1983-07-11 | 1985-05-21 | Motorola, Inc. | Method and apparatus for communicating variable length messages between a primary station and remote stations of a data communications system |
US4760571A (en) * | 1984-07-25 | 1988-07-26 | Siegfried Schwarz | Ring network for communication between one chip processors |
US4737975A (en) * | 1984-09-18 | 1988-04-12 | Metrofone, Inc. | Programmable system for interfacing a standard telephone set with a radio transceiver |
FR2573211B1 (en) * | 1984-11-09 | 1986-12-12 | Labo Electronique Physique | SYNCHRONIZED COMPARATOR |
US4680787A (en) * | 1984-11-21 | 1987-07-14 | Motorola, Inc. | Portable radiotelephone vehicular converter and remote handset |
GB8521159D0 (en) * | 1985-08-23 | 1985-10-02 | Pa Consulting Services | Two-way radio communications system |
US4721866A (en) * | 1985-11-21 | 1988-01-26 | Digital Equipment Corporation | CMOS current switching circuit |
US4817054A (en) * | 1985-12-04 | 1989-03-28 | Advanced Micro Devices, Inc. | High speed RAM based data serializers |
US4807282A (en) * | 1985-12-30 | 1989-02-21 | International Business Machines Corp. | Programmable P/C compatible communications card |
JPH06105884B2 (en) * | 1986-05-06 | 1994-12-21 | 日本電気株式会社 | Wireless telephone system |
US4850009A (en) * | 1986-05-12 | 1989-07-18 | Clinicom Incorporated | Portable handheld terminal including optical bar code reader and electromagnetic transceiver means for interactive wireless communication with a base communications station |
US5239662A (en) * | 1986-09-15 | 1993-08-24 | Norand Corporation | System including multiple device communications controller which coverts data received from two different customer transaction devices each using different communications protocols into a single communications protocol |
US4717838A (en) * | 1986-11-14 | 1988-01-05 | National Semiconductor Corporation | High input impedance, high gain CMOS strobed comparator |
US4727309A (en) * | 1987-01-22 | 1988-02-23 | Intel Corporation | Current difference current source |
US4821034A (en) * | 1987-02-06 | 1989-04-11 | Ancor Communications, Inc. | Digital exchange switch element and network |
KR910008738B1 (en) * | 1987-02-20 | 1991-10-19 | 닛본 덴기 가부시기가이샤 | Portable radio apparatus having battery saved channel scanning function |
US4817115A (en) * | 1987-02-27 | 1989-03-28 | Telxon Corporation | Encoding and decoding system for electronic data communication system |
US4777657A (en) * | 1987-04-01 | 1988-10-11 | Iss Engineering, Inc. | Computer controlled broadband receiver |
US4791324A (en) * | 1987-04-10 | 1988-12-13 | Motorola, Inc. | CMOS differential-amplifier sense amplifier |
US4804954A (en) * | 1987-04-30 | 1989-02-14 | Motorola, Inc. | Battery saving method for portable communications receivers |
US5249302A (en) * | 1987-10-09 | 1993-09-28 | Motorola, Inc. | Mixed-mode transceiver system |
US4970406A (en) * | 1987-12-30 | 1990-11-13 | Gazelle Microcircuits, Inc. | Resettable latch circuit |
US4806796A (en) * | 1988-03-28 | 1989-02-21 | Motorola, Inc. | Active load for emitter coupled logic gate |
US5055660A (en) * | 1988-06-16 | 1991-10-08 | Avicom International, Inc. | Portable transaction monitoring unit for transaction monitoring and security control systems |
JP2583578B2 (en) * | 1988-07-01 | 1997-02-19 | 三菱電機株式会社 | Pocket phone |
US5117501A (en) * | 1988-08-08 | 1992-05-26 | General Electric Company | Dynamic regrouping in a trunked radio communications system |
US5087099A (en) * | 1988-09-02 | 1992-02-11 | Stolar, Inc. | Long range multiple point wireless control and monitoring system |
US4916441A (en) * | 1988-09-19 | 1990-04-10 | Clinicom Incorporated | Portable handheld terminal |
JP2805767B2 (en) * | 1988-09-26 | 1998-09-30 | 日本電気株式会社 | Wireless transceiver |
US4894792A (en) * | 1988-09-30 | 1990-01-16 | Tandy Corporation | Portable computer with removable and replaceable add-on modules |
US5008879B1 (en) * | 1988-11-14 | 2000-05-30 | Datapoint Corp | Lan with interoperative multiple operational capabilities |
US4995099A (en) * | 1988-12-01 | 1991-02-19 | Motorola, Inc. | Power conservation method and apparatus for a portion of a predetermined signal |
US5025486A (en) * | 1988-12-09 | 1991-06-18 | Dallas Semiconductor Corporation | Wireless communication system with parallel polling |
GB2226475A (en) * | 1988-12-23 | 1990-06-27 | Philips Electronic Associated | Power economising in multiple user radio systems |
US5150361A (en) * | 1989-01-23 | 1992-09-22 | Motorola, Inc. | Energy saving protocol for a TDM radio |
US5128938A (en) * | 1989-03-03 | 1992-07-07 | Motorola, Inc. | Energy saving protocol for a communication system |
US5839051A (en) | 1989-03-17 | 1998-11-17 | Technophone Limited | Host radio telephone to directly access a handset NAM through a connecter without requiring the handset controller to be employed |
US6014705A (en) | 1991-10-01 | 2000-01-11 | Intermec Ip Corp. | Modular portable data processing terminal having a higher layer and lower layer partitioned communication protocol stack for use in a radio frequency communications network |
US5680633A (en) | 1990-01-18 | 1997-10-21 | Norand Corporation | Modular, portable data processing terminal for use in a radio frequency communication network |
US5428636A (en) | 1993-05-03 | 1995-06-27 | Norand Corporation | Radio frequency local area network |
US5247656A (en) * | 1989-06-01 | 1993-09-21 | Matsushita Electric Industrial Co., Ltd. | Method and apparatus for controlling a clock signal |
US5029183A (en) * | 1989-06-29 | 1991-07-02 | Symbol Technologies, Inc. | Packet data communication network |
GB2234371A (en) | 1989-07-07 | 1991-01-30 | Inmos Ltd | Clock generation |
US4969206A (en) * | 1989-07-18 | 1990-11-06 | Phyle Industries Limited | Portable data collection device with RF transmission |
US4964121A (en) * | 1989-08-30 | 1990-10-16 | Motorola, Inc. | Battery saver for a TDM system |
DE3929351C1 (en) * | 1989-09-04 | 1990-10-11 | Siemens Ag, 1000 Berlin Und 8000 Muenchen, De | |
US5163131A (en) | 1989-09-08 | 1992-11-10 | Auspex Systems, Inc. | Parallel i/o network file server architecture |
US5121408A (en) * | 1989-10-16 | 1992-06-09 | Hughes Aircraft Company | Synchronization for entry to a network in a frequency hopping communication system |
AU6721890A (en) | 1989-11-03 | 1991-05-31 | Microcom Systems, Inc. | Method and apparatus for effecting efficient transmission of data |
WO1991007826A1 (en) | 1989-11-22 | 1991-05-30 | Russell David C | Computer control system |
US5153878A (en) * | 1989-12-11 | 1992-10-06 | Motorola Inc. | Radio data communications system with diverse signaling capability |
US5055659A (en) * | 1990-02-06 | 1991-10-08 | Amtech Technology Corp. | High speed system for reading and writing data from and into remote tags |
JPH0810995Y2 (en) * | 1990-02-08 | 1996-03-29 | 沖電気工業株式会社 | Car phone adapter |
ATE126617T1 (en) | 1990-03-03 | 1995-09-15 | Cedardell Ltd | COMMUNICATION SYSTEM. |
GB2241851A (en) * | 1990-03-09 | 1991-09-11 | Philips Electronic Associated | Optimising transmitter power in a communications system |
US5041740A (en) * | 1990-04-30 | 1991-08-20 | Motorola, Inc. | Parallel clocked latch |
JPH0414314A (en) * | 1990-05-08 | 1992-01-20 | Toshiba Corp | Source electrode coupling type logic circuit |
US5179666A (en) | 1990-06-07 | 1993-01-12 | Unisys Corporation | Block oriented peripheral device interface |
US5115151A (en) * | 1990-06-08 | 1992-05-19 | Western Digital Corporation | Triple comparator circuit |
US5079452A (en) * | 1990-06-29 | 1992-01-07 | Digital Equipment Corporation | High speed ECL latch with clock enable |
US5363121A (en) | 1990-06-29 | 1994-11-08 | International Business Machines Corporation | Multiple protocol communication interface for distributed transaction processing |
US5253248A (en) | 1990-07-03 | 1993-10-12 | At&T Bell Laboratories | Congestion control for connectionless traffic in data networks via alternate routing |
US5584048A (en) | 1990-08-17 | 1996-12-10 | Motorola, Inc. | Beacon based packet radio standby energy saver |
US5119502A (en) * | 1990-08-30 | 1992-06-02 | Telefonaktiebolaget L M Ericsson | Periodic system ordered rescan in a cellular communication system |
JP2646831B2 (en) * | 1990-10-25 | 1997-08-27 | 日本電気株式会社 | Selective call receiver |
US5181200A (en) * | 1990-10-29 | 1993-01-19 | International Business Machines Corporation | Handoff method and apparatus for mobile wireless workstation |
US5265270A (en) * | 1990-10-31 | 1993-11-23 | Motorola, Inc. | Method and apparatus for providing power conservation in a communication system |
US5179721A (en) * | 1990-11-05 | 1993-01-12 | Motorola Inc. | Method for inter operation of a cellular communication system and a trunking communication system |
CA2096832C (en) | 1990-11-26 | 1996-08-20 | Daniel R. Tayloe | Method and apparatus for paging in a communication system |
US5230084A (en) * | 1990-12-06 | 1993-07-20 | Motorola, Inc. | Selective call receiver having extended battery saving capability |
US5329192A (en) | 1991-01-17 | 1994-07-12 | Industrial Technology Research Institute | High speed CMOS current switching circuit |
JP2530060B2 (en) * | 1991-01-17 | 1996-09-04 | 株式会社東芝 | Communication control device |
US5297144A (en) * | 1991-01-22 | 1994-03-22 | Spectrix Corporation | Reservation-based polling protocol for a wireless data communications network |
US5265238A (en) * | 1991-01-25 | 1993-11-23 | International Business Machines Corporation | Automatic device configuration for dockable portable computers |
US5134347A (en) * | 1991-02-22 | 1992-07-28 | Comfortex Corporation | Low power consumption wireless data transmission and control system |
US5081402A (en) * | 1991-02-22 | 1992-01-14 | Comfortex Corporation | Low power consumption wireless data transmission and control system |
US5152006A (en) * | 1991-02-25 | 1992-09-29 | Motorola, Inc. | Receiver controller method and apparatus |
EP0503207B1 (en) | 1991-03-13 | 1997-06-18 | International Business Machines Corporation | Adaptation device and method for efficient interconnection of data processing devices and networks |
CA2040234C (en) * | 1991-04-11 | 2000-01-04 | Steven Messenger | Wireless coupling of devices to wired network |
US5249220A (en) * | 1991-04-18 | 1993-09-28 | Rts Electronics, Inc. | Handheld facsimile and alphanumeric message transceiver operating over telephone or wireless networks |
JP2930257B2 (en) | 1991-04-22 | 1999-08-03 | 株式会社東芝 | Portable electronic devices |
US5149992A (en) * | 1991-04-30 | 1992-09-22 | The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University | MOS folded source-coupled logic |
US5162674A (en) * | 1991-05-10 | 1992-11-10 | State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University | Current-steering CMOS logic family |
US5940771A (en) | 1991-05-13 | 1999-08-17 | Norand Corporation | Network supporting roaming, sleeping terminals |
EP0584248B1 (en) * | 1991-05-13 | 2003-03-05 | XIRCOM Wireless, Inc. | Dual mode transmitter and receiver |
US5394436A (en) | 1991-10-01 | 1995-02-28 | Norand Corporation | Radio frequency local area network |
US6374311B1 (en) | 1991-10-01 | 2002-04-16 | Intermec Ip Corp. | Communication network having a plurality of bridging nodes which transmit a beacon to terminal nodes in power saving state that it has messages awaiting delivery |
US5123029A (en) * | 1991-06-21 | 1992-06-16 | International Business Machines Corporation | Broadcast-initiated bipartite frame multi-access protocol |
GB9114808D0 (en) * | 1991-07-09 | 1991-08-28 | Philips Electronic Associated | Information transmission system |
US5293639A (en) * | 1991-08-09 | 1994-03-08 | Motorola, Inc. | Reduction of power consumption in a portable communication unit |
US5241542A (en) * | 1991-08-23 | 1993-08-31 | International Business Machines Corporation | Battery efficient operation of scheduled access protocol |
US5361397A (en) | 1991-08-26 | 1994-11-01 | Motorola, Inc. | Communication device and system capable of automatic programmable energizing |
US5216295A (en) * | 1991-08-30 | 1993-06-01 | General Instrument Corp. | Current mode logic circuits employing IGFETS |
US5392023A (en) | 1991-09-06 | 1995-02-21 | Motorola, Inc. | Data communication system with automatic power control |
US5390206A (en) | 1991-10-01 | 1995-02-14 | American Standard Inc. | Wireless communication system for air distribution system |
US5274666A (en) * | 1991-10-16 | 1993-12-28 | Telephonics Corporation | Wireless communication system |
GB2261798B (en) * | 1991-11-23 | 1995-09-06 | Dowty Communications Ltd | Packet switching networks |
US5861881A (en) | 1991-11-25 | 1999-01-19 | Actv, Inc. | Interactive computer system for providing an interactive presentation with personalized video, audio and graphics responses for multiple viewers |
JP2571655B2 (en) | 1991-11-27 | 1997-01-16 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Protocol conversion mechanism, switching network and computer system |
US5440560A (en) | 1991-12-24 | 1995-08-08 | Rypinski; Chandos A. | Sleep mode and contention resolution within a common channel medium access method |
US5196805A (en) * | 1992-01-31 | 1993-03-23 | Motorola, Inc. | Distributed differential amplifier arrangement |
US5301196A (en) * | 1992-03-16 | 1994-04-05 | International Business Machines Corporation | Half-speed clock recovery and demultiplexer circuit |
US5304869A (en) * | 1992-04-17 | 1994-04-19 | Intel Corporation | BiCMOS digital amplifier |
DE69330981T2 (en) | 1992-04-20 | 2002-06-27 | 3Com Corp., Santa Clara | Device for expanding network means to remote networks |
US5744366A (en) | 1992-05-01 | 1998-04-28 | Trustees Of The University Of Pennsylvania | Mesoscale devices and methods for analysis of motile cells |
EP0648404B1 (en) | 1992-06-29 | 1998-11-25 | Elonex Technologies, Inc. | Modular notebook computer |
US5974508A (en) | 1992-07-31 | 1999-10-26 | Fujitsu Limited | Cache memory system and method for automatically locking cache entries to prevent selected memory items from being replaced |
EP0587938B1 (en) | 1992-09-18 | 1996-03-13 | Siemens Aktiengesellschaft | Integrated buffer circuit |
US5579487A (en) | 1992-10-02 | 1996-11-26 | Teletransaction, Inc. | Portable work slate computer with multiple docking positions for interchangeably receiving removable modules |
EP0590818A3 (en) | 1992-10-02 | 1994-05-11 | Nat Semiconductor Corp | Ecl-to-bicmos/cmos translator |
US5432932A (en) | 1992-10-23 | 1995-07-11 | International Business Machines Corporation | System and method for dynamically controlling remote processes from a performance monitor |
JPH06162782A (en) | 1992-11-17 | 1994-06-10 | Hitachi Ltd | Semiconductor integrated circuit device |
US5289055A (en) * | 1992-11-17 | 1994-02-22 | At&T Bell Laboratories | Digital ECL bipolar logic gates suitable for low-voltage operation |
US5426637A (en) | 1992-12-14 | 1995-06-20 | International Business Machines Corporation | Methods and apparatus for interconnecting local area networks with wide area backbone networks |
US5619650A (en) | 1992-12-31 | 1997-04-08 | International Business Machines Corporation | Network processor for transforming a message transported from an I/O channel to a network by adding a message identifier and then converting the message |
US5373149A (en) | 1993-02-01 | 1994-12-13 | At&T Bell Laboratories | Folding electronic card assembly |
US5406643A (en) | 1993-02-11 | 1995-04-11 | Motorola, Inc. | Method and apparatus for selecting between a plurality of communication paths |
DE69432732T2 (en) | 1993-03-04 | 2004-04-01 | Telefonaktiebolaget Lm Ericsson | MODULAR RADIO TRANSMISSION ARRANGEMENT |
WO1994022220A1 (en) | 1993-03-24 | 1994-09-29 | Apple Computer, Inc. | Differential- to single-ended cmos converter |
US5630061A (en) | 1993-04-19 | 1997-05-13 | International Business Machines Corporation | System for enabling first computer to communicate over switched network with second computer located within LAN by using media access control driver in different modes |
US5796727A (en) | 1993-04-30 | 1998-08-18 | International Business Machines Corporation | Wide-area wireless lan access |
US5444763A (en) | 1993-06-17 | 1995-08-22 | Research In Motion Limited | Translation and connection device for radio frequency point of sale transaction systems |
US5459412A (en) | 1993-07-01 | 1995-10-17 | National Semiconductor Corporation | BiCMOS circuit for translation of ECL logic levels to MOS logic levels |
US5418837A (en) | 1993-07-30 | 1995-05-23 | Ericsson-Ge Mobile Communications Inc. | Method and apparatus for upgrading cellular mobile telephones |
US5406615A (en) | 1993-08-04 | 1995-04-11 | At&T Corp. | Multi-band wireless radiotelephone operative in a plurality of air interface of differing wireless communications systems |
US5473607A (en) | 1993-08-09 | 1995-12-05 | Grand Junction Networks, Inc. | Packet filtering for data networks |
FI97517C (en) | 1993-09-06 | 1996-12-27 | Nokia Mobile Phones Ltd | Packet data transmission in a digital cellular network |
US5548238A (en) | 1993-10-01 | 1996-08-20 | Cirrus Logic Inc. | Low power high speed CMOS current switching circuit |
US5914955A (en) | 1993-10-20 | 1999-06-22 | Lsi Logic Corporation | Switched network hub on a chip |
US5887187A (en) | 1993-10-20 | 1999-03-23 | Lsi Logic Corporation | Single chip network adapter apparatus |
US5640399A (en) | 1993-10-20 | 1997-06-17 | Lsi Logic Corporation | Single chip network router |
US5668809A (en) | 1993-10-20 | 1997-09-16 | Lsi Logic Corporation | Single chip network hub with dynamic window filter |
US5802287A (en) | 1993-10-20 | 1998-09-01 | Lsi Logic Corporation | Single chip universal protocol multi-function ATM network interface |
US5544222A (en) | 1993-11-12 | 1996-08-06 | Pacific Communication Sciences, Inc. | Cellular digtial packet data mobile data base station |
US5510748A (en) | 1994-01-18 | 1996-04-23 | Vivid Semiconductor, Inc. | Integrated circuit having different power supplies for increased output voltage range while retaining small device geometries |
US5437329A (en) | 1994-01-25 | 1995-08-01 | Baker Hughes Incorporated | Method and apparatus for activation of furnace slag base cement |
US5805927A (en) | 1994-01-28 | 1998-09-08 | Apple Computer, Inc. | Direct memory access channel architecture and method for reception of network information |
US5420529A (en) | 1994-05-19 | 1995-05-30 | Northern Telecom Limited | Current steering switch and hybrid BiCMOS multiplexer with CMOS commutation signal and CML/ECL data signals |
CA2124745C (en) | 1994-05-31 | 2001-11-20 | Brian D. Gerson | High-speed cmos pseudo-ecl output driver |
US5714904A (en) | 1994-06-06 | 1998-02-03 | Sun Microsystems, Inc. | High speed serial link for fully duplexed data communication |
US5465060A (en) | 1994-06-10 | 1995-11-07 | International Business Machines Corporation | Fast edge triggered self-resetting CMOS receiver with parallel L1/L2 (Master/Slave) latch |
JP2713167B2 (en) | 1994-06-14 | 1998-02-16 | 日本電気株式会社 | Comparator |
US5600267A (en) | 1994-06-24 | 1997-02-04 | Cypress Semiconductor Corporation | Apparatus for a programmable CML to CMOS translator for power/speed adjustment |
IT1271667B (en) | 1994-07-14 | 1997-06-04 | Italtel Spa | METHOD AND EQUIPMENT FOR REAL TIME MANAGEMENT OF RESOURCES IN A PRIVATE VIRTURAL NETWORK IN ATM TECHNIQUE |
FR2723282B1 (en) | 1994-07-29 | 1996-09-13 | Alcatel Telspace | METHOD FOR INTERLEAVING AND DE-INTERLACING SDH FRAMES AND SYSTEM THEREOF |
US5488319A (en) | 1994-08-18 | 1996-01-30 | International Business Machines Corporation | Latch interface for self-reset logic |
JP2630272B2 (en) | 1994-08-25 | 1997-07-16 | 日本電気株式会社 | Semiconductor integrated circuit |
US5583859A (en) | 1994-08-30 | 1996-12-10 | Bell Communications Research, Inc. | Data labeling technique for high performance protocol processing |
US5521530A (en) | 1994-08-31 | 1996-05-28 | Oki Semiconductor America, Inc. | Efficient method and resulting structure for integrated circuits with flexible I/O interface and power supply voltages |
JP2600619B2 (en) | 1994-09-28 | 1997-04-16 | 日本電気株式会社 | Current mode logic circuit |
FR2725573B1 (en) | 1994-10-11 | 1996-11-15 | Thomson Csf | METHOD AND DEVICE FOR CONTROLLING CONGESTION OF SPORADIC EXCHANGES OF DATA PACKETS IN A DIGITAL TRANSMISSION NETWORK |
US5502719A (en) | 1994-10-27 | 1996-03-26 | Hewlett-Packard Company | Path allocation system and method having double link list queues implemented with a digital signal processor (DSP) for a high performance fiber optic switch |
US5519695A (en) | 1994-10-27 | 1996-05-21 | Hewlett-Packard Company | Switch element for fiber channel networks |
US5619497A (en) | 1994-12-22 | 1997-04-08 | Emc Corporation | Method and apparatus for reordering frames |
US5857075A (en) | 1995-01-11 | 1999-01-05 | Sony Corporation | Method and integrated circuit for high-bandwidth network server interfacing to a local area network |
US5603051A (en) | 1995-06-06 | 1997-02-11 | Hewlett-Packard Company | Input/output processor with a local memory providing shared resources for a plurality of input/output interfaces on an I/O bus |
JPH08335860A (en) | 1995-06-08 | 1996-12-17 | Mitsubishi Electric Corp | Differential latch circuit |
US5798658A (en) | 1995-06-15 | 1998-08-25 | Werking; Paul M. | Source-coupled logic with reference controlled inputs |
US5887146A (en) | 1995-08-14 | 1999-03-23 | Data General Corporation | Symmetric multiprocessing computer with non-uniform memory access architecture |
KR0179842B1 (en) | 1995-09-27 | 1999-04-01 | 문정환 | Current source circuit |
US5826027A (en) | 1995-10-11 | 1998-10-20 | Citrix Systems, Inc. | Method for supporting an extensible and dynamically bindable protocol stack in a distrubited process system |
US5831985A (en) | 1995-11-09 | 1998-11-03 | Emc Corporation | Method and apparatus for controlling concurrent data transmission from multiple sources in a channel communication system |
JP3149759B2 (en) | 1995-11-17 | 2001-03-26 | 日本電気株式会社 | Latch circuit |
US5754549A (en) | 1995-12-05 | 1998-05-19 | International Business Machines Corporation | Inexpensive two-way communications switch |
US5909127A (en) | 1995-12-22 | 1999-06-01 | International Business Machines Corporation | Circuits with dynamically biased active loads |
US5640356A (en) | 1995-12-29 | 1997-06-17 | Cypress Semiconductor Corp. | Two-stage differential sense amplifier with positive feedback in the first and second stages |
US5793225A (en) | 1996-01-02 | 1998-08-11 | Pmc-Sierra, Inc. | CMOS SONET/ATM receiver suitable for use with pseudo ECL and TTL signaling environments |
US6373846B1 (en) | 1996-03-07 | 2002-04-16 | Lsi Logic Corporation | Single chip networking device with enhanced memory access co-processor |
US5724361A (en) | 1996-03-12 | 1998-03-03 | Lsi Logic Corporation | High performance n:1 multiplexer with overlap control of multi-phase clocks |
US5689644A (en) | 1996-03-25 | 1997-11-18 | I-Cube, Inc. | Network switch with arbitration sytem |
US5742604A (en) | 1996-03-28 | 1998-04-21 | Cisco Systems, Inc. | Interswitch link mechanism for connecting high-performance network switches |
JP3047808B2 (en) | 1996-03-28 | 2000-06-05 | 日本電気株式会社 | Flip-flop circuit |
GB2311880A (en) | 1996-04-03 | 1997-10-08 | Advanced Risc Mach Ltd | Partitioned cache memory |
US5828653A (en) | 1996-04-26 | 1998-10-27 | Cascade Communications Corp. | Quality of service priority subclasses |
US6122191A (en) | 1996-05-01 | 2000-09-19 | Cypress Semiconductor Corporation | Semiconductor non-volatile device including embedded non-volatile elements |
US5802258A (en) | 1996-05-03 | 1998-09-01 | International Business Machines Corporation | Loosely coupled system environment designed to handle a non-disruptive host connection switch after detection of an error condition or during a host outage or failure |
US5748631A (en) | 1996-05-09 | 1998-05-05 | Maker Communications, Inc. | Asynchronous transfer mode cell processing system with multiple cell source multiplexing |
US5821809A (en) | 1996-05-23 | 1998-10-13 | International Business Machines Corporation | CMOS high-speed differential to single-ended converter circuit |
US5767699A (en) | 1996-05-28 | 1998-06-16 | Sun Microsystems, Inc. | Fully complementary differential output driver for high speed digital communications |
US5859881A (en) | 1996-06-07 | 1999-01-12 | International Business Machines Corporation | Adaptive filtering method and apparatus to compensate for a frequency difference between two clock sources |
US5778414A (en) | 1996-06-13 | 1998-07-07 | Racal-Datacom, Inc. | Performance enhancing memory interleaver for data frame processing |
US5680038A (en) | 1996-06-20 | 1997-10-21 | Lsi Logic Corporation | High-swing cascode current mirror |
US5802576A (en) | 1996-07-01 | 1998-09-01 | Sun Microsystems, Inc. | Speculative cache snoop during DMA line update |
US5893150A (en) | 1996-07-01 | 1999-04-06 | Sun Microsystems, Inc. | Efficient allocation of cache memory space in a computer system |
US5893153A (en) | 1996-08-02 | 1999-04-06 | Sun Microsystems, Inc. | Method and apparatus for preventing a race condition and maintaining cache coherency in a processor with integrated cache memory and input/output control |
US5848251A (en) | 1996-08-06 | 1998-12-08 | Compaq Computer Corporation | Secondary channel for command information for fibre channel system interface bus |
US5991817A (en) | 1996-09-06 | 1999-11-23 | Cisco Systems, Inc. | Apparatus and method for a network router |
US5903176A (en) | 1996-09-04 | 1999-05-11 | Litton Systems, Inc. | Clock circuit for generating a high resolution output from a low resolution clock |
US6209020B1 (en) | 1996-09-20 | 2001-03-27 | Nortel Networks Limited | Distributed pipeline memory architecture for a computer system with even and odd pids |
US6202125B1 (en) | 1996-11-25 | 2001-03-13 | Intel Corporation | Processor-cache protocol using simple commands to implement a range of cache configurations |
US5859669A (en) | 1996-11-26 | 1999-01-12 | Texas Instruments Incorporated | System for encoding an image control signal onto a pixel clock signal |
US5829025A (en) | 1996-12-17 | 1998-10-27 | Intel Corporation | Computer system and method of allocating cache memories in a multilevel cache hierarchy utilizing a locality hint within an instruction |
US20020103988A1 (en) | 1996-12-18 | 2002-08-01 | Pascal Dornier | Microprocessor with integrated interfaces to system memory and multiplexed input/output bus |
US6025746A (en) | 1996-12-23 | 2000-02-15 | Stmicroelectronics, Inc. | ESD protection circuits |
US6111859A (en) | 1997-01-16 | 2000-08-29 | Advanced Micro Devices, Inc. | Data transfer network on a computer chip utilizing combined bus and ring topologies |
US6266797B1 (en) | 1997-01-16 | 2001-07-24 | Advanced Micro Devices, Inc. | Data transfer network on a computer chip using a re-configurable path multiple ring topology |
US5908468A (en) | 1997-10-24 | 1999-06-01 | Advanced Micro Devices, Inc. | Data transfer network on a chip utilizing a multiple traffic circle topology |
US5978379A (en) | 1997-01-23 | 1999-11-02 | Gadzoox Networks, Inc. | Fiber channel learning bridge, learning half bridge, and protocol |
JP3508085B2 (en) | 1997-04-25 | 2004-03-22 | 日本プレシジョン・サーキッツ株式会社 | D-type flip-flop circuit |
US6192028B1 (en) | 1997-02-14 | 2001-02-20 | Advanced Micro Devices, Inc. | Method and apparatus providing programmable thresholds for half-duplex flow control in a network switch |
US6061351A (en) | 1997-02-14 | 2000-05-09 | Advanced Micro Devices, Inc. | Multicopy queue structure with searchable cache area |
US6118776A (en) | 1997-02-18 | 2000-09-12 | Vixel Corporation | Methods and apparatus for fiber channel interconnection of private loop devices |
US6026075A (en) | 1997-02-25 | 2000-02-15 | International Business Machines Corporation | Flow control mechanism |
US5892922A (en) | 1997-02-28 | 1999-04-06 | 3Com Corporation | Virtual local area network memory access system |
JP3681497B2 (en) | 1997-03-05 | 2005-08-10 | 株式会社ルネサステクノロジ | Flip-flop circuit, shift register circuit, serial-parallel conversion circuit, parallel-serial conversion circuit, and latch circuit |
JP3715066B2 (en) | 1997-03-25 | 2005-11-09 | 三菱電機株式会社 | Current mode logic circuit |
US6356944B1 (en) | 1997-03-31 | 2002-03-12 | Compaq Information Technologies Group, L.P. | System and method for increasing write performance in a fibre channel environment |
JP3060987B2 (en) | 1997-03-31 | 2000-07-10 | 日本電気株式会社 | Clock synchronous flip-flop circuit |
GB9707349D0 (en) | 1997-04-11 | 1997-05-28 | Univ Waterloo | A dynamic current mode logic family |
JP3063721B2 (en) | 1997-04-30 | 2000-07-12 | 日本電気株式会社 | Topology information exchange device and machine-readable recording medium recording program |
US6253334B1 (en) * | 1997-05-13 | 2001-06-26 | Micron Electronics, Inc. | Three bus server architecture with a legacy PCI bus and mirrored I/O PCI buses |
US5945847A (en) | 1997-05-20 | 1999-08-31 | Lucent Technologies | Distributed amplifier logic designs |
GB9711788D0 (en) | 1997-06-06 | 1997-08-06 | Northern Telecom Ltd | Method and interface for connecting communication traffic between narrowband and broadband networks |
JP3134810B2 (en) | 1997-06-09 | 2001-02-13 | 日本電気株式会社 | Bandwidth control method and bandwidth control method |
US5978849A (en) | 1997-06-13 | 1999-11-02 | International Business Machines Corporation | Systems, methods, and computer program products for establishing TCP connections using information from closed TCP connections in time-wait state |
US5945863A (en) | 1997-06-18 | 1999-08-31 | Applied Micro Circuits Corporation | Analog delay circuit |
US6049528A (en) * | 1997-06-30 | 2000-04-11 | Sun Microsystems, Inc. | Trunking ethernet-compatible networks |
US5909686A (en) | 1997-06-30 | 1999-06-01 | Sun Microsystems, Inc. | Hardware-assisted central processing unit access to a forwarding database |
US5961631A (en) | 1997-07-16 | 1999-10-05 | Arm Limited | Data processing apparatus and method for pre-fetching an instruction in to an instruction cache |
US6008670A (en) | 1997-08-19 | 1999-12-28 | Hewlett-Packard | Differential CMOS logic family |
US6194950B1 (en) | 1997-08-28 | 2001-02-27 | Lucent Technologies Inc. | High-speed CMOS multiplexer |
JPH11103303A (en) | 1997-09-26 | 1999-04-13 | Sony Corp | Network resource reservation control method and system, reception terminal, transmission terminal and repeater |
US6014041A (en) | 1997-09-26 | 2000-01-11 | Intel Corporation | Differential current switch logic gate |
US6037841A (en) | 1997-10-07 | 2000-03-14 | Applied Micro Circuits Corporation | Impedance matched CMOS transimpedance amplifier for high-speed fiber optic communications |
US7185266B2 (en) | 2003-02-12 | 2007-02-27 | Alacritech, Inc. | Network interface device for error detection using partial CRCS of variable length message portions |
US7167927B2 (en) | 1997-10-14 | 2007-01-23 | Alacritech, Inc. | TCP/IP offload device with fast-path TCP ACK generating and transmitting mechanism |
US6434620B1 (en) | 1998-08-27 | 2002-08-13 | Alacritech, Inc. | TCP/IP offload network interface device |
US6226680B1 (en) | 1997-10-14 | 2001-05-01 | Alacritech, Inc. | Intelligent network interface system method for protocol processing |
US6687758B2 (en) * | 2001-03-07 | 2004-02-03 | Alacritech, Inc. | Port aggregation for network connections that are offloaded to network interface devices |
US6807581B1 (en) | 2000-09-29 | 2004-10-19 | Alacritech, Inc. | Intelligent network storage interface system |
US6697868B2 (en) | 2000-02-28 | 2004-02-24 | Alacritech, Inc. | Protocol processing stack for use with intelligent network interface device |
US6427173B1 (en) | 1997-10-14 | 2002-07-30 | Alacritech, Inc. | Intelligent network interfaced device and system for accelerated communication |
US6389479B1 (en) | 1997-10-14 | 2002-05-14 | Alacritech, Inc. | Intelligent network interface device and system for accelerated communication |
US6757746B2 (en) | 1997-10-14 | 2004-06-29 | Alacritech, Inc. | Obtaining a destination address so that a network interface device can write network data without headers directly into host memory |
US6427171B1 (en) | 1997-10-14 | 2002-07-30 | Alacritech, Inc. | Protocol processing stack for use with intelligent network interface device |
US6658480B2 (en) | 1997-10-14 | 2003-12-02 | Alacritech, Inc. | Intelligent network interface system and method for accelerated protocol processing |
US6061747A (en) | 1997-10-16 | 2000-05-09 | Lsi Logic Corporation | System for sending data from-and-to a computer monitor using a high speed serial line |
US6424624B1 (en) | 1997-10-16 | 2002-07-23 | Cisco Technology, Inc. | Method and system for implementing congestion detection and flow control in high speed digital network |
US5977800A (en) | 1997-10-20 | 1999-11-02 | Vlsi Technology, Inc. | Differential MOS current-mode logic circuit having high gain and fast speed |
US6002279A (en) | 1997-10-24 | 1999-12-14 | G2 Networks, Inc. | Clock recovery circuit |
US5937169A (en) | 1997-10-29 | 1999-08-10 | 3Com Corporation | Offload of TCP segmentation to a smart adapter |
US6185185B1 (en) | 1997-11-21 | 2001-02-06 | International Business Machines Corporation | Methods, systems and computer program products for suppressing multiple destination traffic in a computer network |
US6151662A (en) | 1997-12-02 | 2000-11-21 | Advanced Micro Devices, Inc. | Data transaction typing for improved caching and prefetching characteristics |
US6188339B1 (en) | 1998-01-23 | 2001-02-13 | Fuji Photo Film Co., Ltd. | Differential multiplexer and differential logic circuit |
US6178159B1 (en) | 1998-03-02 | 2001-01-23 | Lucent Technologies Inc. | Available bit rate flow control algorithms for ATM networks |
FI107657B (en) | 1998-03-11 | 2001-09-14 | Nokia Mobile Phones Ltd | Coupling to control the impedance of a differential active component |
US6202129B1 (en) | 1998-03-31 | 2001-03-13 | Intel Corporation | Shared cache structure for temporal and non-temporal information using indicative bits |
US6279035B1 (en) | 1998-04-10 | 2001-08-21 | Nortel Networks Limited | Optimizing flow detection and reducing control plane processing in a multi-protocol over ATM (MPOA) system |
US6324181B1 (en) | 1998-04-16 | 2001-11-27 | 3Com Corporation | Fibre channel switched arbitrated loop |
US6349098B1 (en) | 1998-04-17 | 2002-02-19 | Paxonet Communications, Inc. | Method and apparatus for forming a virtual circuit |
US6037842A (en) | 1998-04-21 | 2000-03-14 | Applied Micro Circuits Corporation | Complementary metal-oxide semiconductor voltage controlled oscillator (CMOS VCO) |
US6098064A (en) | 1998-05-22 | 2000-08-01 | Xerox Corporation | Prefetching and caching documents according to probability ranked need S list |
GB2337905B (en) | 1998-05-28 | 2003-02-12 | 3Com Technologies Ltd | Buffer management in network devices |
US6765901B1 (en) | 1998-06-11 | 2004-07-20 | Nvidia Corporation | TCP/IP/PPP modem |
US6904519B2 (en) | 1998-06-12 | 2005-06-07 | Microsoft Corporation | Method and computer program product for offloading processing tasks from software to hardware |
US6141705A (en) | 1998-06-12 | 2000-10-31 | Microsoft Corporation | System for querying a peripheral device to determine its processing capabilities and then offloading specific processing tasks from a host to the peripheral device when needed |
US6222380B1 (en) | 1998-06-15 | 2001-04-24 | International Business Machines Corporation | High speed parallel/serial link for data communication |
US6446109B2 (en) | 1998-06-29 | 2002-09-03 | Sun Microsystems, Inc. | Application computing environment |
US20020089353A1 (en) | 1998-07-13 | 2002-07-11 | Abdellatif Bellaouar | Current mode logic gates for low-voltage high-speed applications |
US6094074A (en) | 1998-07-16 | 2000-07-25 | Seiko Epson Corporation | High speed common mode logic circuit |
US6064626A (en) | 1998-07-31 | 2000-05-16 | Arm Limited | Peripheral buses for integrated circuit |
US6215497B1 (en) | 1998-08-12 | 2001-04-10 | Monolithic System Technology, Inc. | Method and apparatus for maximizing the random access bandwidth of a multi-bank DRAM in a computer graphics system |
US6223239B1 (en) | 1998-08-12 | 2001-04-24 | Compaq Computer Corporation | Dual purpose apparatus, method and system for accelerated graphics port or system area network interface |
US6114843A (en) | 1998-08-18 | 2000-09-05 | Xilinx, Inc. | Voltage down converter for multiple voltage levels |
US6396832B1 (en) | 1998-09-04 | 2002-05-28 | 3Com Corporation | Method and apparatus for optimizing a switched arbitrated loop for maximum access fairness |
US6463092B1 (en) | 1998-09-10 | 2002-10-08 | Silicon Image, Inc. | System and method for sending and receiving data signals over a clock signal line |
US6111425A (en) | 1998-10-15 | 2000-08-29 | International Business Machines Corporation | Very low power logic circuit family with enhanced noise immunity |
US6459681B1 (en) | 1998-11-13 | 2002-10-01 | Sprint Communications Company L.P. | Method and system for connection admission control |
US7430171B2 (en) | 1998-11-19 | 2008-09-30 | Broadcom Corporation | Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost |
JP3510507B2 (en) | 1998-11-27 | 2004-03-29 | Necマイクロシステム株式会社 | Latch circuit |
US6529963B1 (en) | 1998-12-29 | 2003-03-04 | Lsi Logic Corporation | Methods and apparatus for interconnecting independent fibre channel fabrics |
US6597689B1 (en) | 1998-12-30 | 2003-07-22 | Nortel Networks Limited | SVC signaling system and method |
US6631134B1 (en) | 1999-01-15 | 2003-10-07 | Cisco Technology, Inc. | Method for allocating bandwidth in an optical network |
US6850521B1 (en) | 1999-03-17 | 2005-02-01 | Broadcom Corporation | Network switch |
US6269427B1 (en) | 1999-03-18 | 2001-07-31 | International Business Machines Corporation | Multiple load miss handling in a cache memory system |
US6345301B1 (en) | 1999-03-30 | 2002-02-05 | Unisys Corporation | Split data path distributed network protocol |
KR100382851B1 (en) | 1999-03-31 | 2003-05-09 | 인터내셔널 비지네스 머신즈 코포레이션 | A method and apparatus for managing client computers in a distributed data processing system |
US6223270B1 (en) | 1999-04-19 | 2001-04-24 | Silicon Graphics, Inc. | Method for efficient translation of memory addresses in computer systems |
US6614791B1 (en) | 1999-05-11 | 2003-09-02 | Nortel Networks Limited | System, device, and method for supporting virtual private networks |
US6232844B1 (en) | 1999-05-28 | 2001-05-15 | Vitesse Semiconductor Corporation | Controlled orthogonal current oscillator with ranging |
US6081162A (en) | 1999-06-17 | 2000-06-27 | Intel Corporation | Robust method and apparatus for providing a digital single-ended output from a differential input |
US6424194B1 (en) | 1999-06-28 | 2002-07-23 | Broadcom Corporation | Current-controlled CMOS logic family |
US6911855B2 (en) | 1999-06-28 | 2005-06-28 | Broadcom Corporation | Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process |
US6897697B2 (en) | 1999-06-28 | 2005-05-24 | Broadcom Corporation | Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process |
US6477646B1 (en) | 1999-07-08 | 2002-11-05 | Broadcom Corporation | Security chip architecture and implementations for cryptography acceleration |
JP4193297B2 (en) | 1999-08-04 | 2008-12-10 | ソニー株式会社 | COMMUNICATION DEVICE AND METHOD, COMMUNICATION SYSTEM, AND RECORDING MEDIUM |
US6788704B1 (en) | 1999-08-05 | 2004-09-07 | Intel Corporation | Network adapter with TCP windowing support |
US6681283B1 (en) | 1999-08-12 | 2004-01-20 | Mips Technologies, Inc. | Coherent data apparatus for an on-chip split transaction system bus |
US6332179B1 (en) | 1999-08-19 | 2001-12-18 | International Business Machines Corporation | Allocation for back-to-back misses in a directory based cache |
US6597956B1 (en) | 1999-08-23 | 2003-07-22 | Terraspring, Inc. | Method and apparatus for controlling an extensible computing system |
US6631351B1 (en) | 1999-09-14 | 2003-10-07 | Aidentity Matrix | Smart toys |
US7010607B1 (en) * | 1999-09-15 | 2006-03-07 | Hewlett-Packard Development Company, L.P. | Method for training a communication link between ports to correct for errors |
US6496199B1 (en) | 1999-10-01 | 2002-12-17 | Koninklijke Philips Electronics N.V. | Method for storing and retrieving data that conserves memory bandwidth |
US6349365B1 (en) | 1999-10-08 | 2002-02-19 | Advanced Micro Devices, Inc. | User-prioritized cache replacement |
US6859435B1 (en) | 1999-10-13 | 2005-02-22 | Lucent Technologies Inc. | Prevention of deadlocks and livelocks in lossless, backpressured packet networks |
DE60038448T2 (en) | 1999-10-14 | 2009-04-02 | Bluearc Uk Ltd. | DEVICE AND METHOD FOR HARDWARE DEVELOPMENT OR HARDWARE ACCELERATION OF OPERATING SYSTEM FUNCTIONS |
EP1094318B1 (en) | 1999-10-22 | 2007-03-28 | Ngk Insulators, Ltd. | DNA chip and method for producing the same |
US6438651B1 (en) | 1999-11-01 | 2002-08-20 | International Business Machines Corporation | Method, system, and program for managing requests to a cache using flags to queue and dequeue data in a buffer |
US6564267B1 (en) | 1999-11-22 | 2003-05-13 | Intel Corporation | Network adapter with large frame transfer emulation |
US6484224B1 (en) | 1999-11-29 | 2002-11-19 | Cisco Technology Inc. | Multi-interface symmetric multiprocessor |
US6788686B1 (en) | 1999-11-30 | 2004-09-07 | Lucent Technologies Inc. | Method of maintaining packet order in multipath transmission systems having non-uniform traffic splitting |
JP3482996B2 (en) | 1999-12-03 | 2004-01-06 | 日本電気株式会社 | ATM switch |
US6862296B1 (en) | 1999-12-21 | 2005-03-01 | Lsi Logic Corporation | Receive deserializer circuit for framing parallel data |
US6606321B1 (en) | 1999-12-29 | 2003-08-12 | 3Com Corporation | Method of establishing MPOA shortcut virtual channel connections |
AU2001232894A1 (en) | 2000-01-20 | 2001-07-31 | Mci Worldcom, Inc. | Intelligent network and method for providing voice telephony over atm and closeduser groups |
US6757291B1 (en) | 2000-02-10 | 2004-06-29 | Simpletech, Inc. | System for bypassing a server to achieve higher throughput between data network and data storage system |
US20030046396A1 (en) | 2000-03-03 | 2003-03-06 | Richter Roger K. | Systems and methods for managing resource utilization in information management environments |
US6975629B2 (en) | 2000-03-22 | 2005-12-13 | Texas Instruments Incorporated | Processing packets based on deadline intervals |
CA2404095A1 (en) | 2000-03-22 | 2001-09-27 | Yottayotta, Inc. | Method and system for providing multimedia information on demand over wide area networks |
US6675200B1 (en) * | 2000-05-10 | 2004-01-06 | Cisco Technology, Inc. | Protocol-independent support of remote DMA |
US7103888B1 (en) * | 2000-06-06 | 2006-09-05 | Intel Corporation | Split model driver using a push-push messaging protocol over a channel based network |
US6658599B1 (en) | 2000-06-22 | 2003-12-02 | International Business Machines Corporation | Method for recovering from a machine check interrupt during runtime |
WO2002017034A2 (en) | 2000-08-24 | 2002-02-28 | Voltaire Advanced Data Security Ltd. | System and method for highly scalable high-speed content-based filtering and load balancing in interconnected fabrics |
US6636947B1 (en) | 2000-08-24 | 2003-10-21 | International Business Machines Corporation | Coherency for DMA read cached data |
US6633936B1 (en) | 2000-09-26 | 2003-10-14 | Broadcom Corporation | Adaptive retry mechanism |
US6816932B2 (en) | 2000-10-06 | 2004-11-09 | Broadcom Corporation | Bus precharge during a phase of a clock signal to eliminate idle clock cycle |
US6538486B1 (en) | 2000-10-11 | 2003-03-25 | Lucent Technologies Inc. | Latch chain having improved sensitivity |
US7792923B2 (en) * | 2000-10-13 | 2010-09-07 | Zhe Khi Pak | Disk system adapted to be directly attached to network |
US7035255B2 (en) | 2000-11-14 | 2006-04-25 | Broadcom Corporation | Linked network switch configuration |
US20020085562A1 (en) | 2000-12-13 | 2002-07-04 | International Business Machines Corporation | IP headers for remote direct memory access and upper level protocol framing |
US20020078265A1 (en) | 2000-12-15 | 2002-06-20 | Frazier Giles Roger | Method and apparatus for transferring data in a network data processing system |
US20020089927A1 (en) | 2001-01-11 | 2002-07-11 | Fischer Michael A. | System and method for synchronizing data trasnmission across a variable delay interface |
JP2005502096A (en) | 2001-01-11 | 2005-01-20 | ゼット−フォース コミュニケイションズ インコーポレイテッド | File switch and exchange file system |
US7149817B2 (en) | 2001-02-15 | 2006-12-12 | Neteffect, Inc. | Infiniband TM work queue to TCP/IP translation |
US7006489B2 (en) | 2001-02-23 | 2006-02-28 | Santera Systems, Inc. | Voice packet switching system and method |
US6665759B2 (en) | 2001-03-01 | 2003-12-16 | International Business Machines Corporation | Method and apparatus to implement logical partitioning of PCI I/O slots |
US20020149400A1 (en) | 2001-04-16 | 2002-10-17 | Namik Kocaman | Low voltage differential to single-ended converter |
US6766389B2 (en) | 2001-05-18 | 2004-07-20 | Broadcom Corporation | System on a chip for networking |
JP4573470B2 (en) | 2001-06-08 | 2010-11-04 | 富士通株式会社 | Transmission apparatus and flow control method thereof |
US7318146B2 (en) | 2001-06-19 | 2008-01-08 | Micron Technology, Inc. | Peripheral device with hardware linked list |
US20020198927A1 (en) * | 2001-06-21 | 2002-12-26 | International Business Machines Corporation | Apparatus and method for routing internet protocol frames over a system area network |
US6857005B2 (en) | 2001-06-21 | 2005-02-15 | International Business Machines Corporation | Console interaction handling in a data processing network |
US7239636B2 (en) | 2001-07-23 | 2007-07-03 | Broadcom Corporation | Multiple virtual channels for use in network devices |
US7020716B2 (en) | 2001-08-31 | 2006-03-28 | Adaptec, Inc. | Method and system for verifying the hardware implementation of TCP/IP |
US7293100B2 (en) | 2001-08-31 | 2007-11-06 | Adaptec, Inc. | Methods and apparatus for partially reordering data packets |
US6976205B1 (en) | 2001-09-21 | 2005-12-13 | Syrus Ziai | Method and apparatus for calculating TCP and UDP checksums while preserving CPU resources |
US7124198B2 (en) | 2001-10-30 | 2006-10-17 | Microsoft Corporation | Apparatus and method for scaling TCP off load buffer requirements by segment size |
US6845403B2 (en) | 2001-10-31 | 2005-01-18 | Hewlett-Packard Development Company, L.P. | System and method for storage virtualization |
US20030105977A1 (en) | 2001-12-05 | 2003-06-05 | International Business Machines Corporation | Offload processing for secure data transfer |
US7644188B2 (en) | 2002-02-25 | 2010-01-05 | Intel Corporation | Distributing tasks in data communications |
US7535913B2 (en) * | 2002-03-06 | 2009-05-19 | Nvidia Corporation | Gigabit ethernet adapter supporting the iSCSI and IPSEC protocols |
US7295555B2 (en) | 2002-03-08 | 2007-11-13 | Broadcom Corporation | System and method for identifying upper layer protocol message boundaries |
US7194519B1 (en) | 2002-03-15 | 2007-03-20 | Network Appliance, Inc. | System and method for administering a filer having a plurality of virtual filers |
AU2002359688A1 (en) | 2002-03-15 | 2003-09-29 | Adaptec, Inc. | Method and apparatus for direct data placement over tcp/ip |
EP1357721A3 (en) | 2002-04-16 | 2004-07-14 | Broadcom Corporation | System and method for identifying upper layer protocol message boundaries |
US7496689B2 (en) | 2002-04-22 | 2009-02-24 | Alacritech, Inc. | TCP/IP offload device |
US7181531B2 (en) | 2002-04-30 | 2007-02-20 | Microsoft Corporation | Method to synchronize and upload an offloaded network stack connection with a network stack |
US7007103B2 (en) | 2002-04-30 | 2006-02-28 | Microsoft Corporation | Method to offload a network stack |
US6988150B2 (en) | 2002-05-06 | 2006-01-17 | Todd Matters | System and method for eventless detection of newly delivered variable length messages from a system area network |
US7627693B2 (en) | 2002-06-11 | 2009-12-01 | Pandya Ashish A | IP storage processor and engine therefor using RDMA |
US7630300B2 (en) | 2002-07-02 | 2009-12-08 | Emulex Design & Manufacturing Corporation | Methods and apparatus for trunking in fibre channel arbitrated loop systems |
US7660316B2 (en) | 2002-07-02 | 2010-02-09 | Emulex Design & Manufacturing Corporation | Methods and apparatus for device access fairness in fibre channel arbitrated loop systems |
US7397788B2 (en) | 2002-07-02 | 2008-07-08 | Emulex Design & Manufacturing Corporation | Methods and apparatus for device zoning in fibre channel arbitrated loop systems |
US7382790B2 (en) | 2002-07-02 | 2008-06-03 | Emulex Design & Manufacturing Corporation | Methods and apparatus for switching fibre channel arbitrated loop systems |
US7664018B2 (en) | 2002-07-02 | 2010-02-16 | Emulex Design & Manufacturing Corporation | Methods and apparatus for switching fibre channel arbitrated loop devices |
US6823437B2 (en) | 2002-07-11 | 2004-11-23 | International Business Machines Corporation | Lazy deregistration protocol for a split socket stack |
US7142540B2 (en) | 2002-07-18 | 2006-11-28 | Sun Microsystems, Inc. | Method and apparatus for zero-copy receive buffer management |
US7515612B1 (en) | 2002-07-19 | 2009-04-07 | Qlogic, Corporation | Method and system for processing network data packets |
US6968358B2 (en) | 2002-07-25 | 2005-11-22 | International Business Machines Corporation | Method and apparatus for network communication card memory management |
US7480312B2 (en) | 2002-08-19 | 2009-01-20 | Tehuti Networks Ltd. | Network traffic accelerator system and method |
US7346701B2 (en) | 2002-08-30 | 2008-03-18 | Broadcom Corporation | System and method for TCP offload |
US8631162B2 (en) | 2002-08-30 | 2014-01-14 | Broadcom Corporation | System and method for network interfacing in a multiple network environment |
EP1554842A4 (en) | 2002-08-30 | 2010-01-27 | Corporation Broadcom | System and method for handling out-of-order frames |
US7397800B2 (en) | 2002-08-30 | 2008-07-08 | Broadcom Corporation | Method and system for data placement of out-of-order (OOO) TCP segments |
US7313623B2 (en) | 2002-08-30 | 2007-12-25 | Broadcom Corporation | System and method for TCP/IP offload independent of bandwidth delay product |
US7283522B2 (en) | 2002-09-27 | 2007-10-16 | Sun Microsystems, Inc. | Method and apparatus for offloading message segmentation to a network interface card |
US6874054B2 (en) | 2002-12-19 | 2005-03-29 | Emulex Design & Manufacturing Corporation | Direct memory access controller system with message-based programming |
EP1460806A3 (en) | 2003-03-20 | 2006-03-22 | Broadcom Corporation | System and method for network interfacing in a multiple network environment |
EP1460804B1 (en) | 2003-03-20 | 2008-10-22 | Broadcom Corporation | System and method for handling out-of-order frames (fka reception of out-of-order tcp data with zero copy service) |
US7400639B2 (en) | 2003-08-07 | 2008-07-15 | Intel Corporation | Method, system, and article of manufacture for utilizing host memory from an offload adapter |
US7562158B2 (en) | 2004-03-24 | 2009-07-14 | Intel Corporation | Message context based TCP transmission |
US7813360B2 (en) | 2005-01-26 | 2010-10-12 | Emulex Design & Manufacturing Corporation | Controlling device access fairness in switched fibre channel fabric loop attachment systems |
US7586850B2 (en) | 2005-02-23 | 2009-09-08 | Emulex Design & Manufacturing Corporation | Prevention of head of line blocking in a multi-rate switched Fibre Channel loop attached system |
-
2009
- 2009-06-08 US US12/480,637 patent/US7934021B2/en not_active Expired - Fee Related
-
2011
- 2011-04-05 US US13/080,295 patent/US20110185076A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010037406A1 (en) * | 1997-10-14 | 2001-11-01 | Philbrick Clive M. | Intelligent network storage interface system |
US20030046330A1 (en) * | 2001-09-04 | 2003-03-06 | Hayes John W. | Selective offloading of protocol processing |
US20040010594A1 (en) * | 2002-07-11 | 2004-01-15 | International Business Machines Corporation | Virtualizing the security parameter index, marker key, frame key, and verification tag |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10592449B2 (en) * | 2011-12-13 | 2020-03-17 | Nasdaq Technology Ab | Method and devices for controlling operations of a central processing unit |
US11138138B2 (en) | 2011-12-13 | 2021-10-05 | Nasdaq Technology Ab | Polling an I/O range for data messages for input to and processing at different clock frequencies |
US11561913B2 (en) | 2011-12-13 | 2023-01-24 | Nasdaq Technology Ab | Processing input data at different clock frequencies based on a number of polls of an I/O range for an application detecting input data |
US9282118B2 (en) | 2012-11-13 | 2016-03-08 | Intel Corporation | Policy enforcement in computing environment |
US9282119B2 (en) | 2012-11-13 | 2016-03-08 | Intel Corporation | Policy enforcement in computing environment |
US9384025B2 (en) | 2013-01-28 | 2016-07-05 | Intel Corporation | Traffic and/or workload processing |
US9935841B2 (en) | 2013-01-28 | 2018-04-03 | Intel Corporation | Traffic forwarding for processing in network environment |
US11546261B2 (en) | 2018-08-10 | 2023-01-03 | Huawei Technologies Co., Ltd. | Congestion control method and related device |
Also Published As
Publication number | Publication date |
---|---|
US20090254647A1 (en) | 2009-10-08 |
US7934021B2 (en) | 2011-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8010707B2 (en) | System and method for network interfacing | |
US7934021B2 (en) | System and method for network interfacing | |
US10880235B2 (en) | Remote shared server peripherals over an ethernet network for resource virtualization | |
US8180949B1 (en) | Resource virtualization switch | |
US7177912B1 (en) | SCSI transport protocol via TCP/IP using existing network hardware and software | |
US8099470B2 (en) | Remote direct memory access for iSCSI | |
US9813283B2 (en) | Efficient data transfer between servers and remote peripherals | |
US20060056435A1 (en) | Method of offloading iSCSI TCP/IP processing from a host processing unit, and related iSCSI TCP/IP offload engine | |
EP1460805B1 (en) | System and method for network interfacing | |
US20070233886A1 (en) | Method and system for a one bit TCP offload | |
US20110314171A1 (en) | System and method for providing pooling or dynamic allocation of connection context data | |
US7404040B2 (en) | Packet data placement in a processor cache | |
US7924859B2 (en) | Method and system for efficiently using buffer space | |
WO2004021628A2 (en) | System and method for network interfacing | |
US20060262797A1 (en) | Receive flow in a network acceleration architecture | |
US7710990B2 (en) | Adaptive low latency receive queues | |
EP1759317B1 (en) | Method and system for supporting read operations for iscsi and iscsi chimney | |
KR100723879B1 (en) | Hardware acceleration apparatus for iscsi target system using toe and method for handling read/write command using the apparatus | |
US20050002389A1 (en) | Method, system, and program for processing a packet to transmit on a network in a host system including a plurality of network adaptors | |
US20060007926A1 (en) | System and method for providing pooling or dynamic allocation of connection context data |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 |
|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001 Effective date: 20170119 |