[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US20040260851A1 - Data transmission method for microprocessors in a programmable logic controller - Google Patents

Data transmission method for microprocessors in a programmable logic controller Download PDF

Info

Publication number
US20040260851A1
US20040260851A1 US10/645,510 US64551003A US2004260851A1 US 20040260851 A1 US20040260851 A1 US 20040260851A1 US 64551003 A US64551003 A US 64551003A US 2004260851 A1 US2004260851 A1 US 2004260851A1
Authority
US
United States
Prior art keywords
data
microprocessors
bit
programmable logic
logic controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/645,510
Inventor
Chun-Yen Tu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Delta Electronics Inc
Original Assignee
Delta Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Delta Electronics Inc filed Critical Delta Electronics Inc
Assigned to DELTA ELECTRONICS, INC. reassignment DELTA ELECTRONICS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TU, CHU-YEN
Publication of US20040260851A1 publication Critical patent/US20040260851A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol

Definitions

  • the invention relates to a data transmission method for microprocessors in a programmable logic controller and, in particular, to a communication protocol that greatly reduce the number of necessary I/O pins for data transmissions.
  • the programmable logic controller is a solid-state electronic device. It uses the feedback signals from I/O devices and stored routines to perform mechanical controls or procedure operations.
  • the programmable logic controller is mainly comprised of a central processing unit and an I/O module interface.
  • the central processing unit is usually a microprocessor.
  • the data transmissions among microprocessors can be parallel or serial.
  • the parallel transmission takes several bits as a transfer unit to transmit at the same time. In other words, each bit in the transmitted data has its own channel and all bits are transmitted simultaneously. Therefore, its transmission speed is faster.
  • the parallel transmission requires more channels (more I/O pins) and thus has a higher cost. Consequently, it is mostly used in short-distance transmissions.
  • the serial transmission breaks the data into individual bits and transmits them out one by one.
  • the bits are recombined once they are received. In other words, each bit in the transmitted data has to go through the same channel in order.
  • the existing major serial transmission interfaces include Universal Asynchronous Receiver Transmitter (UART), SPI and 12C.
  • the UART is an important interface for the microprocessors to communicate with the exterior. It is used mainly for serial/parallel data conversions. Although most microprocessors are equipped with this module, it nevertheless has the disadvantage of automatically or arbitrarily selecting the data transmission rate.
  • a primary objective of the invention is to provide a communication protocol that can reduce the number of I/O pins needed for data transmissions among microprocessors in a programmable logic controller and can flexibly adjust the data transmission rate.
  • the disclosed data transmission method for microprocessors in a programmable logic controller uses an I/O pin of the master microprocessor to send and receive data signals, while using another I/O pin to transmit pulse-wave signals.
  • the slave microprocessors also use one I/O pin to send and receive data signals, while using another I/O pin to receive the pulse-wave signals.
  • the data signal includes a command code character, an initial address character, a data-length character, and at least one data-conception character.
  • the first through fourth bits of the command code character determines the data transmission rate.
  • the fifth bit confirms the transmission rate.
  • the sixth through eighth bits define the transmission protocol.
  • the ninth bit sends a same bit to check whether the data transmissions have any error.
  • the tenth bit is the responding bit to make sure that the data transmissions are complete.
  • FIG. 1 is a circuit block diagram of the invention
  • FIG. 2 is a schematic view of the data signal format used in the invention.
  • FIG. 3 is a schematic view of the command code character and pulse-wave signals.
  • the disclosed data transmission method for microprocessors in a programmable logic controller defines two microprocessors 11 , 12 as a master and a slave.
  • the master microprocessor 11 uses one I/O pin 13 to send and receive data signals 21 to/from the slave microprocessor 12 and another I/O pin 14 to send pulse-wave signals 22 to the slave microprocessor 12 .
  • the slave microprocessor 12 also uses one I/O pin 15 to send and receive data signals 21 to/from the master microprocessor 11 and another I/O pin 16 to receive the pulse-wave signals 22 from the master microprocessor 11 .
  • the data signal 21 has a command code character 31 , an initial address character 32 following the command code character 31 , a data-length character 33 following the initial address character 32 , and at least one data-conception character 34 following the data-length character 33 .
  • Each character consists of ten bits: eight data bits, one parity bit and one responding bit.
  • the command code character 31 defines the initial value of data.
  • the initial address character defines the initial address of data.
  • the data-length character 33 defines the length of data.
  • the command code character 31 remains at state 1 (MARK) before data are transmitted.
  • the slave microprocessor 12 records the time of each bit using the pulse-wave signals 22 .
  • the slave microprocessor 12 computes the data transmission rate according to the time required for the master microprocessor 11 to send out the first five bits (from t 0 to t 3 ).
  • the slave microprocessor 12 uses the pulse-wave signals to check whether the needed time t 4 is consistent with that previously computed data transmission rate.
  • the slave microprocessor 12 determines that t 4 is consistent with the data transmission rate, then it continues to receive data.
  • the sixth through eighth bits (b 5 to b 7 ) define the transmission protocol between the master microprocessor and the slave microprocessor 12 . If they are the 000 state, then it means the 16-bit read-out mode.
  • the 011 state means the 8-bit read-out mode.
  • the 101 state means the 16-bit write-in mode, and the 110 state means the 8-bit write-in mode.
  • the ninth bit (b 8 ) is the parity bit for sending the same bit as a check. If the ninth bit is 0, then it means the even-parity check mode. If the ninth bit is 1, then it is the odd-parity check mode.
  • the tenth bit (b 9 ) is a slave responding bit. If it is 1, it means that the slave microprocessor 12 has correctly received the signal from the master microprocessor 11 and data transmissions can start. If it is 0, then the slave microprocessor 12 has not correctly received the signals from the master microprocessor 11 .
  • the invention has the following advantages:
  • the serial transmission used in the invention only requires two I/O pins of each microprocessor for data transmissions.
  • One I/O pin sends data signals, whereas the other sends pulse-wave signals. This greatly improves from the conventional parallel transmissions that need too many pins.
  • the invention uses the command code character to determine the data transmission rate between two microprocessors. It can flexibly adjust the initial address as an 8-bit address or 16-bit address.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Selective Calling Equipment (AREA)

Abstract

A data transmission method for microprocessors is accomplished by using an I/O pin to transmit data signals while another one to transmit pulse-wave signals, wherein the data signal consists of a command code character, an initial address character, a data-length character, and at least one data-conception character, and each character consists of eight data bits, one parity bit, and one responding bit.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of Invention [0001]
  • The invention relates to a data transmission method for microprocessors in a programmable logic controller and, in particular, to a communication protocol that greatly reduce the number of necessary I/O pins for data transmissions. [0002]
  • 2. Related Art [0003]
  • The programmable logic controller is a solid-state electronic device. It uses the feedback signals from I/O devices and stored routines to perform mechanical controls or procedure operations. The programmable logic controller is mainly comprised of a central processing unit and an I/O module interface. The central processing unit is usually a microprocessor. [0004]
  • The data transmissions among microprocessors can be parallel or serial. The parallel transmission takes several bits as a transfer unit to transmit at the same time. In other words, each bit in the transmitted data has its own channel and all bits are transmitted simultaneously. Therefore, its transmission speed is faster. However, the parallel transmission requires more channels (more I/O pins) and thus has a higher cost. Consequently, it is mostly used in short-distance transmissions. [0005]
  • The serial transmission breaks the data into individual bits and transmits them out one by one. The bits are recombined once they are received. In other words, each bit in the transmitted data has to go through the same channel in order. The existing major serial transmission interfaces include Universal Asynchronous Receiver Transmitter (UART), SPI and 12C. [0006]
  • The UART is an important interface for the microprocessors to communicate with the exterior. It is used mainly for serial/parallel data conversions. Although most microprocessors are equipped with this module, it nevertheless has the disadvantage of automatically or arbitrarily selecting the data transmission rate. [0007]
  • The SPI and 12C interfaces are not very popular at the moment. If the microprocessors are not equipped with one of these modules, it is impossible to achieve rapid data transmissions. [0008]
    • SUMMARY OF THE INVENTION
  • A primary objective of the invention is to provide a communication protocol that can reduce the number of I/O pins needed for data transmissions among microprocessors in a programmable logic controller and can flexibly adjust the data transmission rate. [0009]
  • To achieve the above objective, the disclosed data transmission method for microprocessors in a programmable logic controller uses an I/O pin of the master microprocessor to send and receive data signals, while using another I/O pin to transmit pulse-wave signals. [0010]
  • The slave microprocessors also use one I/O pin to send and receive data signals, while using another I/O pin to receive the pulse-wave signals. [0011]
  • The data signal includes a command code character, an initial address character, a data-length character, and at least one data-conception character. The first through fourth bits of the command code character determines the data transmission rate. The fifth bit confirms the transmission rate. The sixth through eighth bits define the transmission protocol. The ninth bit sends a same bit to check whether the data transmissions have any error. The tenth bit is the responding bit to make sure that the data transmissions are complete. [0012]
  • Further scope of applicability of the present invention will become apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.[0013]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention will become more fully understood from the detailed description given hereinbelow illustration only, and thus are not limitative of the present invention, and wherein: [0014]
  • FIG. 1 is a circuit block diagram of the invention; [0015]
  • FIG. 2 is a schematic view of the data signal format used in the invention; and [0016]
  • FIG. 3 is a schematic view of the command code character and pulse-wave signals.[0017]
    • DETAILED DESCRIPTION OF THE INVENTION
  • As shown in FIG. 1, the disclosed data transmission method for microprocessors in a programmable logic controller defines two [0018] microprocessors 11, 12 as a master and a slave. The master microprocessor 11 uses one I/O pin 13 to send and receive data signals 21 to/from the slave microprocessor 12 and another I/O pin 14 to send pulse-wave signals 22 to the slave microprocessor 12.
  • The [0019] slave microprocessor 12 also uses one I/O pin 15 to send and receive data signals 21 to/from the master microprocessor 11 and another I/O pin 16 to receive the pulse-wave signals 22 from the master microprocessor 11.
  • With reference to FIG. 2, the [0020] data signal 21 has a command code character 31, an initial address character 32 following the command code character 31, a data-length character 33 following the initial address character 32, and at least one data-conception character 34 following the data-length character 33. Each character consists of ten bits: eight data bits, one parity bit and one responding bit. The command code character 31 defines the initial value of data. The initial address character defines the initial address of data. The data-length character 33 defines the length of data.
  • With reference to FIG. 3, the [0021] command code character 31 remains at state 1 (MARK) before data are transmitted. When the first four bits (b0 to b3) sent out by the master microprocessor 11 are the 0101 state, the slave microprocessor 12 records the time of each bit using the pulse-wave signals 22. When the fifth bit (b4) sent by the master microprocessor 11 is the 0 state (SPACE), the slave microprocessor 12 computes the data transmission rate according to the time required for the master microprocessor 11 to send out the first five bits (from t0 to t3). When the master microprocessor 11 sends out the sixth bit (b5), the slave microprocessor 12 uses the pulse-wave signals to check whether the needed time t4 is consistent with that previously computed data transmission rate.
  • If the [0022] slave microprocessor 12 determines that t4 is consistent with the data transmission rate, then it continues to receive data. The sixth through eighth bits (b5 to b7) define the transmission protocol between the master microprocessor and the slave microprocessor 12. If they are the 000 state, then it means the 16-bit read-out mode. The 011 state means the 8-bit read-out mode. The 101 state means the 16-bit write-in mode, and the 110 state means the 8-bit write-in mode.
  • The ninth bit (b[0023] 8) is the parity bit for sending the same bit as a check. If the ninth bit is 0, then it means the even-parity check mode. If the ninth bit is 1, then it is the odd-parity check mode.
  • The tenth bit (b[0024] 9) is a slave responding bit. If it is 1, it means that the slave microprocessor 12 has correctly received the signal from the master microprocessor 11 and data transmissions can start. If it is 0, then the slave microprocessor 12 has not correctly received the signals from the master microprocessor 11.
  • In summary, the invention has the following advantages: [0025]
  • 1. The serial transmission used in the invention only requires two I/O pins of each microprocessor for data transmissions. One I/O pin sends data signals, whereas the other sends pulse-wave signals. This greatly improves from the conventional parallel transmissions that need too many pins. [0026]
  • 2. The invention uses the command code character to determine the data transmission rate between two microprocessors. It can flexibly adjust the initial address as an 8-bit address or 16-bit address. [0027]
  • The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims. [0028]

Claims (12)

What is claimed is:
1. A data transmission method for microprocessors in a programmable logic controller, which defines two microprocessors as a master microprocessor and a slave microprocessor, which method is characterized in that: the master microprocessor and the slave microprocessor have two corresponding I/O pins for sending and receiving data signals through one pin and sending pulse-wave signals through the other.
2. A data signal used in a data transmission method for microprocessors in a programmable logic controller comprising:
a command code character, which defines the initial value of data;
an initial address character, which follows the command code character and defines the initial address of data;
a data-length character, which follows the initial address character and defines the data length; and
at least one data-conception character, which follows the data length character.
3. The data signal used in a data transmission method for microprocessors in a programmable logic controller of claim 2, wherein the character comprises eight data bits, one parity bit, and a responding bit.
4. The data signal used in a data transmission method for microprocessors in a programmable logic controller of claim 2, wherein the first through fourth bits of the command code character determine the transmission rate of data.
5. The data signal used in a data transmission method for microprocessors in a programmable logic controller of claim 2, wherein the fifth bit of the command code character is used to confirm the transmission rate.
6. The data signal used in a data transmission method for microprocessors in a programmable logic controller of claim 2, wherein the sixth through eighth bits of the command code character defines the transmission protocol of data.
7. The data signal used in a data transmission method for microprocessors in a programmable logic controller of claim 6, wherein a 16-bit read-out mode is selected if the sixth through eighth bits are 000.
8. The data signal used in a data transmission method for microprocessors in a programmable logic controller of claim 6, wherein an 8-bit read-out mode is selected if the sixth through eighth bits are 011.
9. The data signal used in a data transmission method for microprocessors in a programmable logic controller of claim 6, wherein a 16-bit write-in mode is selected if the sixth through eighth bits are 101.
10. The data signal used in a data transmission method for microprocessors in a programmable logic controller of claim 6, wherein a 16-bit write-in mode is selected if the sixth through eighth bits are 110.
11. The data signal used in a data transmission method for microprocessors in a programmable logic controller of claim 2, wherein the ninth bit of the command code character is a parity bit for sending the same bit as a check of data transmissions.
12. The data signal used in a data transmission method for microprocessors in a programmable logic controller of claim 2, wherein the tenth bit of the command code character is a responding bit for confirming that the data transmission is complete.
US10/645,510 2003-06-17 2003-08-22 Data transmission method for microprocessors in a programmable logic controller Abandoned US20040260851A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW092116442A TWI271626B (en) 2003-06-17 2003-06-17 Data transmission method for microprocessors of programmable logic controller
TW92116442 2003-06-17

Publications (1)

Publication Number Publication Date
US20040260851A1 true US20040260851A1 (en) 2004-12-23

Family

ID=33516542

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/645,510 Abandoned US20040260851A1 (en) 2003-06-17 2003-08-22 Data transmission method for microprocessors in a programmable logic controller

Country Status (2)

Country Link
US (1) US20040260851A1 (en)
TW (1) TWI271626B (en)

Cited By (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090144586A1 (en) * 2006-10-10 2009-06-04 International Business Machines Corporation System and program products for facilitating access to status and measurement data associated with input/output processing
US20090172203A1 (en) * 2006-10-10 2009-07-02 International Business Machines Corporation System and program products for facilitating input/output processing by using transport control words to reduce input/output communications
US20090210580A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Early termination of an i/o operation in an i/o processing system
US20090210563A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Providing indirect data addressing for a control block at a channel subsystem of an i/o processing system
US20090210581A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Bi-directional data transfer within a single i/o operation
US20090210572A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Computer command and response for determining the state of an i/o operation
US20090210576A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Providing indirect data addressing in an input/output processing system where the indirect data address list is non-contiguous
US20090210559A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Processing a variable length device command word at a control unit in an i/o processing system
US20090210571A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Processing of data to monitor input/output operations
US20090210585A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Processing of data to suspend operations in an input/output processing log-out system
US20090210769A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Multiple crc insertion in an output data stream
US20090210573A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Computer command and response for determining the state of an i/o operation
US20090210560A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Cancel instruction and command for determining the state of an i/o operation
US20090210557A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Determining extended capability of a channel path
US20090210584A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Exception condition determination at a control unit in an i/o processing system
US20090210561A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Processing of data to perform system changes in an input/output processing system
US20090210884A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Processing of data to determine compatability in an input/output processing system
US20090210562A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Processing communication data in a ships passing condition
US20090210768A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Exception condition handling at a channel subsystem in an i/o processing system
US20090210579A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Open exchange limiting in an i/o processing system
US20090210583A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Reserved device access contention reduction
US20100030919A1 (en) * 2008-07-31 2010-02-04 International Business Machines Corporation Transport control channel program message pairing
US20100030918A1 (en) * 2008-07-31 2010-02-04 International Business Machines Corporation Transport control channel program chain linked branching
US20100138576A1 (en) * 2007-05-25 2010-06-03 Patrick Goerlich Data transmission method between master and slave devices
US7937507B2 (en) 2008-02-14 2011-05-03 International Business Machines Corporation Extended measurement word determination at a channel subsystem of an I/O processing system
US8001298B2 (en) 2008-02-14 2011-08-16 International Business Machines Corporation Providing extended measurement data in an I/O processing system
US8055807B2 (en) 2008-07-31 2011-11-08 International Business Machines Corporation Transport control channel program chain linking including determining sequence order
US8312176B1 (en) 2011-06-30 2012-11-13 International Business Machines Corporation Facilitating transport mode input/output operations between a channel subsystem and input/output devices
US8332542B2 (en) 2009-11-12 2012-12-11 International Business Machines Corporation Communication with input/output system devices
CN102820910A (en) * 2012-08-02 2012-12-12 张金木 Master-slave communication based on direct-current power lines
US8346978B1 (en) 2011-06-30 2013-01-01 International Business Machines Corporation Facilitating transport mode input/output operations between a channel subsystem and input/output devices
US8364854B2 (en) 2011-06-01 2013-01-29 International Business Machines Corporation Fibre channel input/output data routing system and method
US8364853B2 (en) 2011-06-01 2013-01-29 International Business Machines Corporation Fibre channel input/output data routing system and method
US8473641B2 (en) 2011-06-30 2013-06-25 International Business Machines Corporation Facilitating transport mode input/output operations between a channel subsystem and input/output devices
US8549185B2 (en) 2011-06-30 2013-10-01 International Business Machines Corporation Facilitating transport mode input/output operations between a channel subsystem and input/output devices
US8583989B2 (en) 2011-06-01 2013-11-12 International Business Machines Corporation Fibre channel input/output data routing system and method
US8677027B2 (en) 2011-06-01 2014-03-18 International Business Machines Corporation Fibre channel input/output data routing system and method
US8683083B2 (en) 2011-06-01 2014-03-25 International Business Machines Corporation Fibre channel input/output data routing system and method
US8918542B2 (en) 2013-03-15 2014-12-23 International Business Machines Corporation Facilitating transport mode data transfer between a channel subsystem and input/output devices
US8990439B2 (en) 2013-05-29 2015-03-24 International Business Machines Corporation Transport mode data transfer between a channel subsystem and input/output devices
US9021155B2 (en) 2011-06-01 2015-04-28 International Business Machines Corporation Fibre channel input/output data routing including discarding of data transfer requests in response to error detection
WO2021232009A1 (en) * 2020-05-15 2021-11-18 Stevenson Gary L Multistage oil reclamation system

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI459774B (en) 2011-04-29 2014-11-01 Ind Tech Res Inst Asynchronous master-slave serial communication systam, data transmission method, and control module using the same thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5940401A (en) * 1997-01-10 1999-08-17 Sun Microsystems, Inc. Carrier extension for gigabit/second ethernet networks operable up to at least 200 m distances
US20020026523A1 (en) * 2000-04-07 2002-02-28 Mallory Tracy D. Method for distributing sets of collision resolution parameters in a frame-based communications network
US20020027919A1 (en) * 1996-01-25 2002-03-07 Eneroth Lars Goran Vilhelm Mini cells with variable payload size

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020027919A1 (en) * 1996-01-25 2002-03-07 Eneroth Lars Goran Vilhelm Mini cells with variable payload size
US5940401A (en) * 1997-01-10 1999-08-17 Sun Microsystems, Inc. Carrier extension for gigabit/second ethernet networks operable up to at least 200 m distances
US20020026523A1 (en) * 2000-04-07 2002-02-28 Mallory Tracy D. Method for distributing sets of collision resolution parameters in a frame-based communications network

Cited By (89)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7984198B2 (en) 2006-10-10 2011-07-19 International Business Machines Corporation System and program products for facilitating access to status and measurement data associated with input/output processing
US20090172203A1 (en) * 2006-10-10 2009-07-02 International Business Machines Corporation System and program products for facilitating input/output processing by using transport control words to reduce input/output communications
US7840719B2 (en) 2006-10-10 2010-11-23 International Business Machines Corporation System and program products for facilitating input/output processing by using transport control words to reduce input/output communications
US8140713B2 (en) 2006-10-10 2012-03-20 International Business Machines Corporation System and program products for facilitating input/output processing by using transport control words to reduce input/output communications
US20090144586A1 (en) * 2006-10-10 2009-06-04 International Business Machines Corporation System and program products for facilitating access to status and measurement data associated with input/output processing
US20100138576A1 (en) * 2007-05-25 2010-06-03 Patrick Goerlich Data transmission method between master and slave devices
US8516174B2 (en) * 2007-05-25 2013-08-20 Robert Bosch Gmbh Data transmission method between master and slave devices
US8108570B2 (en) 2008-02-14 2012-01-31 International Business Machines Corporation Determining the state of an I/O operation
US7941570B2 (en) 2008-02-14 2011-05-10 International Business Machines Corporation Bi-directional data transfer within a single I/O operation
US20090210559A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Processing a variable length device command word at a control unit in an i/o processing system
US20090210571A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Processing of data to monitor input/output operations
US8166206B2 (en) 2008-02-14 2012-04-24 International Business Machines Corporation Cancel instruction and command for determining the state of an I/O operation
US20090210769A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Multiple crc insertion in an output data stream
US20090210573A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Computer command and response for determining the state of an i/o operation
US20090210560A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Cancel instruction and command for determining the state of an i/o operation
US20090210557A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Determining extended capability of a channel path
US20090210584A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Exception condition determination at a control unit in an i/o processing system
US20090210561A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Processing of data to perform system changes in an input/output processing system
US20090210884A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Processing of data to determine compatability in an input/output processing system
WO2009101058A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Processing a variable length device command word at a control unit in an i/o processing system
US20090210564A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Processing of data to suspend operations in an input/output processing system
US20090210562A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Processing communication data in a ships passing condition
US20090210768A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Exception condition handling at a channel subsystem in an i/o processing system
US20090210579A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Open exchange limiting in an i/o processing system
US20090210583A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Reserved device access contention reduction
US7840717B2 (en) 2008-02-14 2010-11-23 International Business Machines Corporation Processing a variable length device command word at a control unit in an I/O processing system
US7840718B2 (en) 2008-02-14 2010-11-23 International Business Machines Corporation Processing of data to suspend operations in an input/output processing log-out system
US7856511B2 (en) 2008-02-14 2010-12-21 International Business Machines Corporation Processing of data to suspend operations in an input/output processing system
US7890668B2 (en) 2008-02-14 2011-02-15 International Business Machines Corporation Providing indirect data addressing in an input/output processing system where the indirect data address list is non-contiguous
US7899944B2 (en) 2008-02-14 2011-03-01 International Business Machines Corporation Open exchange limiting in an I/O processing system
US7904605B2 (en) 2008-02-14 2011-03-08 International Business Machines Corporation Computer command and response for determining the state of an I/O operation
US7908403B2 (en) 2008-02-14 2011-03-15 International Business Machines Corporation Reserved device access contention reduction
US7917813B2 (en) 2008-02-14 2011-03-29 International Business Machines Corporation Exception condition determination at a control unit in an I/O processing system
US9483433B2 (en) 2008-02-14 2016-11-01 International Business Machines Corporation Processing communication data in a ships passing condition
US9436272B2 (en) 2008-02-14 2016-09-06 International Business Machines Corporation Providing indirect data addressing in an input/output processing system where the indirect data address list is non-contiguous
US9330042B2 (en) 2008-02-14 2016-05-03 International Business Machines Corporation Determining extended capability of a channel path
US9298379B2 (en) 2008-02-14 2016-03-29 International Business Machines Corporation Bi-directional data transfer within a single I/O operation
US7937507B2 (en) 2008-02-14 2011-05-03 International Business Machines Corporation Extended measurement word determination at a channel subsystem of an I/O processing system
US8176222B2 (en) 2008-02-14 2012-05-08 International Business Machines Corporation Early termination of an I/O operation in an I/O processing system
US20090210572A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Computer command and response for determining the state of an i/o operation
US8001298B2 (en) 2008-02-14 2011-08-16 International Business Machines Corporation Providing extended measurement data in an I/O processing system
US8196149B2 (en) 2008-02-14 2012-06-05 International Business Machines Corporation Processing of data to determine compatability in an input/output processing system
US8082481B2 (en) 2008-02-14 2011-12-20 International Business Machines Corporation Multiple CRC insertion in an output data stream
US8095847B2 (en) 2008-02-14 2012-01-10 International Business Machines Corporation Exception condition handling at a channel subsystem in an I/O processing system
US20090210581A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Bi-directional data transfer within a single i/o operation
US8117347B2 (en) 2008-02-14 2012-02-14 International Business Machines Corporation Providing indirect data addressing for a control block at a channel subsystem of an I/O processing system
US20090210563A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Providing indirect data addressing for a control block at a channel subsystem of an i/o processing system
US20090210585A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Processing of data to suspend operations in an input/output processing log-out system
US20090210576A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Providing indirect data addressing in an input/output processing system where the indirect data address list is non-contiguous
US9052837B2 (en) 2008-02-14 2015-06-09 International Business Machines Corporation Processing communication data in a ships passing condition
US8214562B2 (en) 2008-02-14 2012-07-03 International Business Machines Corporation Processing of data to perform system changes in an input/output processing system
US8312189B2 (en) 2008-02-14 2012-11-13 International Business Machines Corporation Processing of data to monitor input/output operations
US9043494B2 (en) 2008-02-14 2015-05-26 International Business Machines Corporation Providing indirect data addressing in an input/output processing system where the indirect data address list is non-contiguous
US8977793B2 (en) 2008-02-14 2015-03-10 International Business Machines Corporation Determining extended capability of a channel path
US8892781B2 (en) 2008-02-14 2014-11-18 International Business Machines Corporation Bi-directional data transfer within a single I/O operation
US8838860B2 (en) 2008-02-14 2014-09-16 International Business Machines Corporation Determining extended capability of a channel path
US8806069B2 (en) 2008-02-14 2014-08-12 International Business Machines Corporation Providing indirect data addressing for a control block at a channel subsystem of an I/O processing system
US8516161B2 (en) 2008-02-14 2013-08-20 International Business Machines Corporation Providing indirect data addressing for a control block at a channel subsystem of an I/O processing system
US8392619B2 (en) 2008-02-14 2013-03-05 International Business Machines Corporation Providing indirect data addressing in an input/output processing system where the indirect data address list is non-contiguous
US20090210580A1 (en) * 2008-02-14 2009-08-20 International Business Machines Corporation Early termination of an i/o operation in an i/o processing system
US8478915B2 (en) 2008-02-14 2013-07-02 International Business Machines Corporation Determining extended capability of a channel path
US8495253B2 (en) 2008-02-14 2013-07-23 International Business Machines Corporation Bi-directional data transfer within a single I/O operation
US20100030918A1 (en) * 2008-07-31 2010-02-04 International Business Machines Corporation Transport control channel program chain linked branching
US20100030919A1 (en) * 2008-07-31 2010-02-04 International Business Machines Corporation Transport control channel program message pairing
US7904606B2 (en) 2008-07-31 2011-03-08 International Business Machines Corporation Transport control channel program chain linked branching
US7937504B2 (en) 2008-07-31 2011-05-03 International Business Machines Corporation Transport control channel program message pairing
US8055807B2 (en) 2008-07-31 2011-11-08 International Business Machines Corporation Transport control channel program chain linking including determining sequence order
US8332542B2 (en) 2009-11-12 2012-12-11 International Business Machines Corporation Communication with input/output system devices
US8972615B2 (en) 2009-11-12 2015-03-03 International Business Machines Corporation Communication with input/output system devices
US8677027B2 (en) 2011-06-01 2014-03-18 International Business Machines Corporation Fibre channel input/output data routing system and method
US9021155B2 (en) 2011-06-01 2015-04-28 International Business Machines Corporation Fibre channel input/output data routing including discarding of data transfer requests in response to error detection
US8738811B2 (en) 2011-06-01 2014-05-27 International Business Machines Corporation Fibre channel input/output data routing system and method
US8769253B2 (en) 2011-06-01 2014-07-01 International Business Machines Corporation Fibre channel input/output data routing system and method
US8364854B2 (en) 2011-06-01 2013-01-29 International Business Machines Corporation Fibre channel input/output data routing system and method
US8683083B2 (en) 2011-06-01 2014-03-25 International Business Machines Corporation Fibre channel input/output data routing system and method
US8364853B2 (en) 2011-06-01 2013-01-29 International Business Machines Corporation Fibre channel input/output data routing system and method
US8583989B2 (en) 2011-06-01 2013-11-12 International Business Machines Corporation Fibre channel input/output data routing system and method
US8583988B2 (en) 2011-06-01 2013-11-12 International Business Machines Corporation Fibre channel input/output data routing system and method
US8683084B2 (en) 2011-06-01 2014-03-25 International Business Machines Corporation Fibre channel input/output data routing system and method
US8631175B2 (en) 2011-06-30 2014-01-14 International Business Machines Corporation Facilitating transport mode input/output operations between a channel subsystem and input/output devices
US8312176B1 (en) 2011-06-30 2012-11-13 International Business Machines Corporation Facilitating transport mode input/output operations between a channel subsystem and input/output devices
US8473641B2 (en) 2011-06-30 2013-06-25 International Business Machines Corporation Facilitating transport mode input/output operations between a channel subsystem and input/output devices
US8549185B2 (en) 2011-06-30 2013-10-01 International Business Machines Corporation Facilitating transport mode input/output operations between a channel subsystem and input/output devices
US8346978B1 (en) 2011-06-30 2013-01-01 International Business Machines Corporation Facilitating transport mode input/output operations between a channel subsystem and input/output devices
CN102820910A (en) * 2012-08-02 2012-12-12 张金木 Master-slave communication based on direct-current power lines
US8918542B2 (en) 2013-03-15 2014-12-23 International Business Machines Corporation Facilitating transport mode data transfer between a channel subsystem and input/output devices
US9195394B2 (en) 2013-05-29 2015-11-24 International Business Machines Corporation Transport mode data transfer between a channel subsystem and input/output devices
US8990439B2 (en) 2013-05-29 2015-03-24 International Business Machines Corporation Transport mode data transfer between a channel subsystem and input/output devices
WO2021232009A1 (en) * 2020-05-15 2021-11-18 Stevenson Gary L Multistage oil reclamation system

Also Published As

Publication number Publication date
TW200500869A (en) 2005-01-01
TWI271626B (en) 2007-01-21

Similar Documents

Publication Publication Date Title
US20040260851A1 (en) Data transmission method for microprocessors in a programmable logic controller
EP0574570B1 (en) Signal communication method and apparatus
CN101911000B (en) Control bus for connection of electronic devices
US7071850B1 (en) Method and apparatus to facilitate transmission of ternary movable barrier operator information
AU595437B2 (en) Universal protocol data receiver
US7231467B2 (en) Method and apparatus for providing an inter integrated circuit interface with an expanded address range and efficient priority-based data throughput
CN106654770A (en) Universal serial bus (USB) extension cord
CN110113209B (en) MIPI (Mobile industry processor interface) protocol-based inter-device communication method and equipment topological structure
JPH0758482B2 (en) Bus system
KR102345720B1 (en) Sata host bus adaptor using light signal and method for connecting sata storage using the same
CN116684389B (en) Address automatic allocation method and host, slave and communication equipment with same
JPH02262747A (en) Data communication system
WO2024009733A1 (en) Semiconductor device and communication system
JPH11284609A (en) Time compression transmission device and time compression transmission method
CN217467655U (en) Single IO mouth two-way communication structure of singlechip
EP0569512A4 (en) Packet transmission system and method utilizing both a data bus and dedicated control lines
US5870631A (en) System for operating system software providing input buffer for receiving variable-length bit stream with a header containing synchronization data recognized by universal serial controller
JP3807064B2 (en) Portable information terminal
JPH0736572B2 (en) Data transmission method
CN100545773C (en) The nothing feedback of identifying information on communication line transmits
CN106937070B (en) Bidirectional control method in FPD-LINK low-voltage differential signal video transmission
US20040225817A1 (en) Mechanism for effecting a fast data transmission between communication devices
CN116821005A (en) Bus communication addressing system and method
JP3491403B2 (en) Wireless input system
KR100357984B1 (en) Radio transceiver who can communicate with network supervision equipment and method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: DELTA ELECTRONICS, INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TU, CHU-YEN;REEL/FRAME:014424/0651

Effective date: 20030807

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION