[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US20040201089A1 - Semiconductor devices and manufacturing methods therefore - Google Patents

Semiconductor devices and manufacturing methods therefore Download PDF

Info

Publication number
US20040201089A1
US20040201089A1 US10/795,253 US79525304A US2004201089A1 US 20040201089 A1 US20040201089 A1 US 20040201089A1 US 79525304 A US79525304 A US 79525304A US 2004201089 A1 US2004201089 A1 US 2004201089A1
Authority
US
United States
Prior art keywords
electrodes
semiconductor chip
semiconductor device
wiring substrate
manufacture
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/795,253
Inventor
Koji Yamaguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Assigned to SEIKO EPSON CORPORATION reassignment SEIKO EPSON CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YAMAGUCHI, KOJI
Publication of US20040201089A1 publication Critical patent/US20040201089A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05568Disposition the whole external layer protruding from the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05573Single external layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0651Wire or wire-like electrical connections from device to substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06513Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06517Bump or bump-like direct electrical connections from device to substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06582Housing for the assembly, e.g. chip scale package [CSP]
    • H01L2225/06586Housing with external bump or bump-like connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]

Definitions

  • the present invention relates to semiconductor devices and manufacturing methods therefore.
  • Stacked layered type semiconductor devices having a plurality of semiconductor chips stacked in layers have been known in the related art. If items handled during the process of manufacturing such semiconductor devices are in configurations that are easy to handle, the efficiency in manufacturing such stacked layered type semiconductor devices can be enhanced. Also, if the items are in configurations that are easy to handle, stacked layered type semiconductor devices can be manufactured by using a facility that has already been in use, so that there is no need to build a new facility, Thus, the manufacturing cost can be substantially reduced.
  • the present invention provides a method to manufacture semiconductor devices and semiconductor devices, which are excellent in production efficiency.
  • a method to manufacture a semiconductor device in accordance with an aspect of the present invention includes: mounting a first semiconductor chip having first electrodes and second electrodes on a wiring substrate having a wiring pattern, such that a surface opposite to a surface having the first and second electrodes faces the wiring substrate; and then mounting a second semiconductor chip having third electrodes on the first semiconductor chip in a region where the first electrodes are formed, and electrically connecting the first electrodes and the third electrodes that are opposed to each other.
  • the later mounting of the second semiconductor chip can be conducted in a state of the wiring substrate. Accordingly, its handling in the manufacturing process is made easier and a semiconductor device can be effectively manufactured.
  • a method to manufacture a semiconductor device may further include electrically connecting the second electrodes and the wiring pattern with wires.
  • the wiring substrate may include a concave section and at least a part of the first semiconductor chip may be disposed inside the concave section.
  • the surface on the opposite side of the surface of the first semiconductor chip having the first and second electrodes may be opposed to a bottom surface of the concave section.
  • a method to manufacture a semiconductor device in accordance with an aspect of the present invention includes: mounting a first semiconductor chip having first electrodes and second electrodes on a wiring substrate having a wiring pattern and an opening formed therein, such that a region of the first semiconductor chip where the first electrodes are formed is exposed through the opening and electrically connecting the wiring pattern and the second electrodes that are opposed to each other; and then mounting a second semiconductor chip having third electrodes on the first semiconductor chip in a region where the first electrodes are formed, and electrically connecting the first electrodes and the third electrodes that are opposed to each other.
  • the later mounting of the second semiconductor chip can be conducted in a state of the wiring substrate. Accordingly, its handling in the manufacturing process is made easier, and a semiconductor device can be effectively manufactured.
  • the opening may be formed in a bottom surface of the concave section of the wiring substrate and at least a part of the first semiconductor chip may be disposed inside the concave section.
  • the method to manufacture a semiconductor device may further include, after the mounting of the first and second semiconductor chips on the wiring substrate, forming external terminals on the wiring substrate.
  • the first semiconductor chip may have an outer configuration larger than an outer configuration of the second semiconductor chip.
  • a semiconductor device in accordance with an aspect of the present invention may be manufactured by the methods to manufacture a semiconductor device recited above.
  • FIG. 1 is a schematic showing a method to manufacture a semiconductor device in accordance with a first exemplary embodiment of the present invention
  • FIG. 2 is a schematic showing the method to manufacture a semiconductor device in accordance with the first exemplary embodiment of the present invention
  • FIG. 3 is a schematic showing the method to manufacture a semiconductor device in accordance with the first exemplary embodiment of the present invention
  • FIG. 4 is a schematic showing the method to manufacture a semiconductor device in accordance with the first exemplary embodiment of the present invention
  • FIG. 5 is a schematic showing the method to manufacture a semiconductor device in accordance with the first exemplary embodiment of the present invention
  • FIG. 6 is a schematic showing a circuit substrate having a semiconductor device in accordance with an exemplary embodiment of the present invention mounted thereon;
  • FIG. 7 is a schematic showing an electronic device having a semiconductor device in accordance with an exemplary embodiment of the present invention.
  • FIG. 8 is a schematic showing an electronic device having a semiconductor device in accordance with an exemplary embodiment of the present invention.
  • FIG. 9 is a schematic showing a method to manufacture a semiconductor device in accordance with a second exemplary embodiment of the present invention.
  • FIG. 10 is a schematic showing the method to manufacture a semiconductor device in accordance with the second exemplary embodiment of the present invention.
  • FIG. 11 is a schematic showing the method to manufacture a semiconductor device in accordance with the second exemplary embodiment of the present invention.
  • FIG. 12 is a schematic showing the method to manufacture a semiconductor device in accordance with the second exemplary embodiment of the present invention.
  • FIG. 13 is a schematic showing the method to manufacture a semiconductor device in accordance with the second exemplary embodiment of the present invention.
  • FIG. 1-FIG. 5 are views to describe a method to manufacture a semiconductor device in accordance with a first exemplary embodiment of the present invention.
  • a wiring substrate 10 is prepared (see FIG. 1).
  • the material of the wiring substrate 10 is not particularly limited, and may be formed with either organic material or inorganic material, or may be composed of a compound structure using these materials.
  • a substrate composed of polyethylene terephthalate (PET) may be used.
  • PET polyethylene terephthalate
  • a substrate that is formed with inorganic material for example, a ceramics substrate or a glass substrate can be used.
  • a compound structure using organic and inorganic materials for example, a glass epoxy substrate may be recommended.
  • a flexible substrate may be used, or a rigid substrate may be used.
  • the wiring substrate 10 may have a concave section 12 .
  • a second substrate 16 having an opening may be mounted, to thereby form the wiring substrate 10 having the concave section 12 .
  • the wiring substrate 10 may be formed from the first and second substrates 14 and 16 .
  • the wiring substrate 10 includes a wiring pattern 18 .
  • the wiring pattern 18 can be formed through, for example, adhering a metal foil, such as a copper foil to the wiring substrate 10 through adhesive, conducting photolithography and then conducting etching. Alternatively, sputtering may be conducted to form the wiring pattern 18 .
  • the wiring pattern 12 may be formed by using an additive method in which the wiring pattern 18 is formed by electroless plating.
  • the wiring substrate 10 may have a resist 19 . The resist 19 can reduce or prevent short circuit of the wiring pattern 18 , and thus a highly reliable semiconductor device can be manufacture.
  • a first semiconductor chip 20 is mounted on the wiring substrate 10 (see FIG. 2).
  • An integrated circuit may be formed in the first semiconductor chip 20 .
  • the plane configuration of the first semiconductor chip 20 may generally be a rectangular, but is not particularly limited.
  • the first semiconductor chip 20 includes first electrodes 22 and second electrodes 24 .
  • the first and second electrodes 22 and 24 may be electrically connected to the integrated circuit.
  • the first and second electrodes may be formed from thin and flat pads that may be composed of aluminum, and bumps formed on the pads. However, pads without bumps formed thereon may be used as the electrodes.
  • electrodes having pads and bumps may be used as the first electrodes 22 .
  • first and second electrodes 22 and 24 either electrodes formed from pads without bumps or electrodes having pads and bumps may be used. Disposition of the first and second electrodes 22 and 24 is not particularly limited. However, for example, the first electrodes 22 may be disposed near the central section of the first semiconductor chip 20 , and the second electrodes 24 may be disposed in a manner to surround the area where the first electrodes 22 are disposed, and adjacent to the circumferential section of the first semiconductor chip 20 .
  • a passivation film (not shown) may be formed on the first semiconductor chip 20 while avoiding at least a part of the pads. The passivation film may be formed from, for example, SiO2, SiN or polyimide resin.
  • the first semiconductor chip 20 is mounted in a manner that its surface 21 on the opposite side of the surface having the first and second electrodes 22 and 24 faces the wiring substrate 10 .
  • the first semiconductor chip 20 may be fixed to the wiring substrate 10 by, for example, adhesive not shown.
  • the wiring substrate 10 includes the concave section 12
  • at least a part of the first semiconductor chip 20 may be disposed inside the concave section 12 . Consequently, a semiconductor device that is thin and excels in mountability can be manufactured.
  • the surface 21 of the first semiconductor chip 20 may be placed opposed to a bottom surface 13 of the concave section 12 (see FIG. 2).
  • a second semiconductor chip 30 having third electrodes 32 is mounted on the first semiconductor chip 20 in a region wherein the first electrodes 22 are formed, the first electrodes 22 and the third electrodes 32 are opposed and electrically connected to one another (see FIG. 3).
  • the third electrodes 32 of the second semiconductor chip 30 may be formed from pads and bumps, for example.
  • the third electrodes 32 may be formed on one surface of the second semiconductor chip 30 , in plural rows and plural columns.
  • the first electrodes 22 and the third electrodes 32 may be brought in contact with one another, and the first and third electrodes 22 and 32 may be electrically connected by metal bonding under application of heat and pressure.
  • conductive particles may be provided between the first electrodes 22 and the third electrodes 32 to thereby electrically connect the first and third electrodes 22 and 32 .
  • the first and third electrodes 22 and 32 as bonded form an electrical connection section 50 that electrically connects the first and second semiconductor chips 20 and 30 .
  • the second semiconductor chip 30 may be mounted on the first semiconductor chip 20 through adhesive. By hardening the adhesive, a protection member (not shown) that protects the electrical connection section 50 may be formed. It is noted that the outer configuration of the first semiconductor chip 20 may be larger than the outer configuration of the second semiconductor chip 30 .
  • the mounting of the second semiconductor chip 30 on the first semiconductor chip 20 is conducted. Consequently, the first and second semiconductor chips 20 and 30 do not need to be handled in a state in which they are stacked in layers.
  • the mounting of the second semiconductor chip 30 can be conducted on the wiring substrate, such that its handling in the manufacturing process is facilitated, and thus the efficiency in manufacturing semiconductor devices can be enhanced.
  • the method to manufacture a semiconductor device in accordance with the present exemplary embodiment may further include electrically connecting the second electrodes 24 of the first semiconductor chip 20 and the wiring pattern 18 with wires 40 (see FIG. 4).
  • the wires 40 may be formed by any one of the bonding tools that are known. Also, any suitable wires can be used as the wires 40 . Also, the step of forming the wires 40 may be conducted either before or after the step of mounting the second semiconductor chip 30 .
  • the semiconductor device 1 that is manufactured by the method to manufacture a semiconductor device in accordance with the present exemplary embodiment includes a wiring substrate 10 having a wiring pattern 18 .
  • the semiconductor device 1 includes a first semiconductor chip 20 that is mounted on the wiring substrate 10 .
  • the semiconductor device 1 includes a second semiconductor chip 30 that is mounted on the first semiconductor chip 20 .
  • the semiconductor device 1 includes an electrical connection section 50 that is formed between the first semiconductor chip 20 and the second semiconductor chip 30 to electrically connect the first and second semiconductor chips 20 and 30 .
  • Second electrodes 24 are formed on a surface of the first semiconductor chip 20 on which the second semiconductor chip 30 is mounted, and in a portion thereof that is exposed out of the second semiconductor chip 30 .
  • FIG. 6 shows a circuit substrate 1000 on which the semiconductor device 1 described above is mounted. Also, as electronic devices each having the semiconductor device 1 , a notebook type personal computer 2000 is shown in FIG. 7, and a portable telephone 3000 is shown in FIG. 8.
  • FIG. 9-FIG. 13 are views to describe a method to manufacture a semiconductor device in accordance with a second exemplary embodiment of the present invention.
  • the contents described above can also be applied to the present exemplary embodiment as long as they are applicable.
  • a wiring substrate 60 having an opening is prepared (see FIG. 9)
  • the material of the wiring substrate 60 is not particularly limited, and the contents of the wiring substrate 10 described above may likewise be applicable.
  • the configuration of the wiring substrate is neither particularly limited, the wiring substrate 60 may be in a configuration having a concave section 62 and an opening 64 formed in a bottom surface of the concave section 62 .
  • the substrate 60 having the concave section 62 and the opening 64 may be formed through mounting a second substrate 68 having an opening on a first substrate 66 having an opening 64 .
  • the second substrate 68 may have a wiring pattern 70 formed in multiple layers, as indicated in FIG. 9.
  • the wiring pattern 70 may be formed by any one of the known methods.
  • the first semiconductor chip 20 described above is prepared, and mounted on the wiring substrate 60 such that an area of the first semiconductor chip 20 in which the first electrodes 22 are formed is exposed through the opening 64 , and the wiring pattern 70 and the second electrodes 24 that are opposed to each other are electrically connected to each other.
  • an alignment is conducted such that the area where the first electrodes 22 are formed overlaps the opening 64 , and then the wiring pattern 70 and the second electrodes 24 that are opposed to each other are electrically connected.
  • the second electrodes 24 are brought in contact with the wiring pattern 70 , and the second electrodes 24 and the wiring pattern 70 may be electrically connected by metal bonding through application of heat and pressure.
  • ACF anisotropic conductive film
  • ACP anisotropic conductive paste
  • the wiring substrate 60 includes the concave section 62 , at least a part of the first semiconductor chip 20 may be disposed inside the concave section 62 . Consequently, a semiconductor device that is thin and excellent in mountability can be manufactured.
  • a second semiconductor chip 30 having third electrodes 32 is mounted on the first semiconductor chip 20 in the region where the first electrodes 22 are formed.
  • the first electrodes 22 and the third electrodes 32 that are opposed to each other are electrically connected.
  • the first and second electrodes 22 and 32 are bonded to form an electrical connection section 50 , and the first semiconductor chip 20 and the second semiconductor chip 30 are electrically connected to each other by the electrical connection section 50 .
  • the first and second semiconductor chips 20 and 30 do not need to be handled in a state in which they are stacked in layers, and the step of mounting the second semiconductor chip 30 can be conducted on the wiring substrate, such that its handling in the manufacturing process is facilitated, and thus the efficiency in manufacturing semiconductor devices can be enhanced.
  • the wiring substrate 60 includes the opening 64 , and the first semiconductor chip 20 is mounted thereon in a manner that the first electrodes 22 are exposed through the opening 64 thus formed. Accordingly, even after the first semiconductor chip 20 is mounted on the wiring substrate 60 , the first electrodes 22 and the third electrodes 32 are opposed to each other and electrically connected to each other.
  • a resin layer 56 may be formed.
  • the resin layer 56 may be formed to cover the electrical connection section 50 , as shown in FIG. 12, or may be formed to cover not only the electrical connection section 50 but also the electrodes 24 , but its range is not particularly limited. Consequently, a semiconductor device that is highly reliable against stresses can be manufactured.
  • a semiconductor device 2 can be manufactured (see FIG. 13).
  • the semiconductor device 2 that is manufactured by the method to manufacture a semiconductor device in accordance with the present exemplary embodiment includes a wiring substrate 60 .
  • the wiring substrate 60 has a wiring pattern 70 formed thereon.
  • the wiring substrate 60 includes an opening 64 formed therein.
  • the semiconductor device 2 includes a first semiconductor chip 20 .
  • the semiconductor device 2 includes a second semiconductor chip 30 that is mounted on the first semiconductor chip 20 . At least a part of the second semiconductor chip 30 may be disposed inside the opening 64 .
  • the semiconductor device 2 includes an electrical connection section 50 that is formed between the first and second semiconductor chips 20 and 30 , and that electrically connects the first and second semiconductor chips 20 and 30 .
  • Second electrodes 24 are formed on a surface of the first semiconductor chip 20 on which the second semiconductor chip 30 is mounted in an area thereof that is exposed outside the second semiconductor chip 30 , and the second electrodes 24 are opposed to and electrically connected to the wiring pattern 70 . It is noted that the semiconductor device 2 may have external terminals 58 .
  • the present invention is not limited to the exemplary embodiments described above, and many modification can be made.
  • the present invention may include compositions that are substantially the same as the compositions described in the exemplary embodiments (for example, a composition that has the same functions, the same methods and the results, or a composition that has the same objects and results).
  • the present invention includes compositions in which portions not essential in the compositions described in the exemplary embodiments are replaced with others.
  • the present invention includes compositions that achieve the same functions and effects or achieve the same objects as those of the compositions described in the exemplary embodiments.
  • the present invention includes compositions that include known technology added to the compositions described in the exemplary embodiments.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Wire Bonding (AREA)

Abstract

To provide methods to manufacture semiconductor devices that are excellent in production efficiency. A method to manufacture a semiconductor device includes mounting a first semiconductor chip having first electrodes and second electrodes on a wiring substrate having a wiring pattern, such that a surface on the opposite side of a surface thereof having the first and second electrodes and faces the wiring substrate, and then, mounting a second semiconductor chip having third electrodes on the first semiconductor chip in a region where the first electrodes are formed, and electrically connecting the first electrodes and the third electrodes that are opposed to one another.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of Invention [0001]
  • The present invention relates to semiconductor devices and manufacturing methods therefore. [0002]
  • 2. Description of Related Art [0003]
  • Stacked layered type semiconductor devices having a plurality of semiconductor chips stacked in layers have been known in the related art. If items handled during the process of manufacturing such semiconductor devices are in configurations that are easy to handle, the efficiency in manufacturing such stacked layered type semiconductor devices can be enhanced. Also, if the items are in configurations that are easy to handle, stacked layered type semiconductor devices can be manufactured by using a facility that has already been in use, so that there is no need to build a new facility, Thus, the manufacturing cost can be substantially reduced. [0004]
  • SUMMARY OF THE INVENTION
  • The present invention provides a method to manufacture semiconductor devices and semiconductor devices, which are excellent in production efficiency. [0005]
  • A method to manufacture a semiconductor device in accordance with an aspect of the present invention includes: mounting a first semiconductor chip having first electrodes and second electrodes on a wiring substrate having a wiring pattern, such that a surface opposite to a surface having the first and second electrodes faces the wiring substrate; and then mounting a second semiconductor chip having third electrodes on the first semiconductor chip in a region where the first electrodes are formed, and electrically connecting the first electrodes and the third electrodes that are opposed to each other. [0006]
  • According to an aspect of the present invention, since the first semiconductor chip is initially mounted on the wiring substrate, the later mounting of the second semiconductor chip can be conducted in a state of the wiring substrate. Accordingly, its handling in the manufacturing process is made easier and a semiconductor device can be effectively manufactured. [0007]
  • A method to manufacture a semiconductor device may further include electrically connecting the second electrodes and the wiring pattern with wires. [0008]
  • In the method to manufacture a semiconductor device, the wiring substrate may include a concave section and at least a part of the first semiconductor chip may be disposed inside the concave section. [0009]
  • Consequently, a semiconductor device that is thin and excellent in mountability can be manufactured. [0010]
  • In the method to manufacture a semiconductor device, the surface on the opposite side of the surface of the first semiconductor chip having the first and second electrodes may be opposed to a bottom surface of the concave section. [0011]
  • A method to manufacture a semiconductor device in accordance with an aspect of the present invention includes: mounting a first semiconductor chip having first electrodes and second electrodes on a wiring substrate having a wiring pattern and an opening formed therein, such that a region of the first semiconductor chip where the first electrodes are formed is exposed through the opening and electrically connecting the wiring pattern and the second electrodes that are opposed to each other; and then mounting a second semiconductor chip having third electrodes on the first semiconductor chip in a region where the first electrodes are formed, and electrically connecting the first electrodes and the third electrodes that are opposed to each other. [0012]
  • According to an aspect of the present invention, since the first semiconductor chip is initially mounted on the wiring substrate, the later mounting of the second semiconductor chip can be conducted in a state of the wiring substrate. Accordingly, its handling in the manufacturing process is made easier, and a semiconductor device can be effectively manufactured. [0013]
  • The method to manufacture a semiconductor device, the opening may be formed in a bottom surface of the concave section of the wiring substrate and at least a part of the first semiconductor chip may be disposed inside the concave section. [0014]
  • Consequently, a semiconductor device that is thin and excellent in mountability can be manufactured. [0015]
  • The method to manufacture a semiconductor device may further include, after the mounting of the first and second semiconductor chips on the wiring substrate, forming external terminals on the wiring substrate. [0016]
  • In the method to manufacture a semiconductor device, the first semiconductor chip may have an outer configuration larger than an outer configuration of the second semiconductor chip. [0017]
  • A semiconductor device in accordance with an aspect of the present invention may be manufactured by the methods to manufacture a semiconductor device recited above.[0018]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic showing a method to manufacture a semiconductor device in accordance with a first exemplary embodiment of the present invention; [0019]
  • FIG. 2 is a schematic showing the method to manufacture a semiconductor device in accordance with the first exemplary embodiment of the present invention; [0020]
  • FIG. 3 is a schematic showing the method to manufacture a semiconductor device in accordance with the first exemplary embodiment of the present invention; [0021]
  • FIG. 4 is a schematic showing the method to manufacture a semiconductor device in accordance with the first exemplary embodiment of the present invention; [0022]
  • FIG. 5 is a schematic showing the method to manufacture a semiconductor device in accordance with the first exemplary embodiment of the present invention; [0023]
  • FIG. 6 is a schematic showing a circuit substrate having a semiconductor device in accordance with an exemplary embodiment of the present invention mounted thereon; [0024]
  • FIG. 7 is a schematic showing an electronic device having a semiconductor device in accordance with an exemplary embodiment of the present invention; [0025]
  • FIG. 8 is a schematic showing an electronic device having a semiconductor device in accordance with an exemplary embodiment of the present invention; [0026]
  • FIG. 9 is a schematic showing a method to manufacture a semiconductor device in accordance with a second exemplary embodiment of the present invention; [0027]
  • FIG. 10 is a schematic showing the method to manufacture a semiconductor device in accordance with the second exemplary embodiment of the present invention; [0028]
  • FIG. 11 is a schematic showing the method to manufacture a semiconductor device in accordance with the second exemplary embodiment of the present invention; [0029]
  • FIG. 12 is a schematic showing the method to manufacture a semiconductor device in accordance with the second exemplary embodiment of the present invention; and [0030]
  • FIG. 13 is a schematic showing the method to manufacture a semiconductor device in accordance with the second exemplary embodiment of the present invention.[0031]
  • DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS
  • Exemplary embodiments of the present invention are described below with reference to the accompanying drawings. However, the present invention is not limited to the exemplary embodiments described below. [0032]
  • First Exemplary Embodiment [0033]
  • FIG. 1-FIG. 5 are views to describe a method to manufacture a semiconductor device in accordance with a first exemplary embodiment of the present invention. [0034]
  • First, a [0035] wiring substrate 10 is prepared (see FIG. 1). The material of the wiring substrate 10 is not particularly limited, and may be formed with either organic material or inorganic material, or may be composed of a compound structure using these materials. As an organic substrate, for example, a substrate composed of polyethylene terephthalate (PET) may be used. Also, as a substrate that is formed with inorganic material, for example, a ceramics substrate or a glass substrate can be used. As a compound structure using organic and inorganic materials, for example, a glass epoxy substrate may be recommended. Also, as the wiring substrate 10, a flexible substrate may be used, or a rigid substrate may be used.
  • As indicated in FIG. 1, the [0036] wiring substrate 10 may have a concave section 12. On a first substrate 14, a second substrate 16 having an opening may be mounted, to thereby form the wiring substrate 10 having the concave section 12. In other words, the wiring substrate 10 may be formed from the first and second substrates 14 and 16.
  • The [0037] wiring substrate 10 includes a wiring pattern 18. The wiring pattern 18 can be formed through, for example, adhering a metal foil, such as a copper foil to the wiring substrate 10 through adhesive, conducting photolithography and then conducting etching. Alternatively, sputtering may be conducted to form the wiring pattern 18. Alternatively, the wiring pattern 12 may be formed by using an additive method in which the wiring pattern 18 is formed by electroless plating. Also, the wiring substrate 10 may have a resist 19. The resist 19 can reduce or prevent short circuit of the wiring pattern 18, and thus a highly reliable semiconductor device can be manufacture.
  • Next, a [0038] first semiconductor chip 20 is mounted on the wiring substrate 10 (see FIG. 2). An integrated circuit may be formed in the first semiconductor chip 20. The plane configuration of the first semiconductor chip 20 may generally be a rectangular, but is not particularly limited. The first semiconductor chip 20 includes first electrodes 22 and second electrodes 24. The first and second electrodes 22 and 24 may be electrically connected to the integrated circuit. The first and second electrodes may be formed from thin and flat pads that may be composed of aluminum, and bumps formed on the pads. However, pads without bumps formed thereon may be used as the electrodes. For example, as the first electrodes 22, electrodes having pads and bumps may be used. Also, as the second electrodes 24, either electrodes formed from pads without bumps or electrodes having pads and bumps may be used. Disposition of the first and second electrodes 22 and 24 is not particularly limited. However, for example, the first electrodes 22 may be disposed near the central section of the first semiconductor chip 20, and the second electrodes 24 may be disposed in a manner to surround the area where the first electrodes 22 are disposed, and adjacent to the circumferential section of the first semiconductor chip 20. A passivation film (not shown) may be formed on the first semiconductor chip 20 while avoiding at least a part of the pads. The passivation film may be formed from, for example, SiO2, SiN or polyimide resin.
  • In a method to manufacture a semiconductor device in accordance with the present exemplary embodiment, the [0039] first semiconductor chip 20 is mounted in a manner that its surface 21 on the opposite side of the surface having the first and second electrodes 22 and 24 faces the wiring substrate 10. The first semiconductor chip 20 may be fixed to the wiring substrate 10 by, for example, adhesive not shown. When the wiring substrate 10 includes the concave section 12, at least a part of the first semiconductor chip 20 may be disposed inside the concave section 12. Consequently, a semiconductor device that is thin and excels in mountability can be manufactured. In this case, the surface 21 of the first semiconductor chip 20 may be placed opposed to a bottom surface 13 of the concave section 12 (see FIG. 2).
  • Next, a [0040] second semiconductor chip 30 having third electrodes 32 is mounted on the first semiconductor chip 20 in a region wherein the first electrodes 22 are formed, the first electrodes 22 and the third electrodes 32 are opposed and electrically connected to one another (see FIG. 3). The third electrodes 32 of the second semiconductor chip 30 may be formed from pads and bumps, for example. Also, the third electrodes 32 may be formed on one surface of the second semiconductor chip 30, in plural rows and plural columns. For example, the first electrodes 22 and the third electrodes 32 may be brought in contact with one another, and the first and third electrodes 22 and 32 may be electrically connected by metal bonding under application of heat and pressure. Alternatively, by using an ACF (anisotropic conductive film) or ACP (anisotropic conductive paste), conductive particles may be provided between the first electrodes 22 and the third electrodes 32 to thereby electrically connect the first and third electrodes 22 and 32. The first and third electrodes 22 and 32, as bonded form an electrical connection section 50 that electrically connects the first and second semiconductor chips 20 and 30. The second semiconductor chip 30 may be mounted on the first semiconductor chip 20 through adhesive. By hardening the adhesive, a protection member (not shown) that protects the electrical connection section 50 may be formed. It is noted that the outer configuration of the first semiconductor chip 20 may be larger than the outer configuration of the second semiconductor chip 30.
  • As described above, in the method to manufacture a semiconductor device in accordance with the present exemplary embodiment, after the [0041] first semiconductor chip 20 is mounted on the wiring substrate 10, the mounting of the second semiconductor chip 30 on the first semiconductor chip 20 is conducted. Consequently, the first and second semiconductor chips 20 and 30 do not need to be handled in a state in which they are stacked in layers. The mounting of the second semiconductor chip 30 can be conducted on the wiring substrate, such that its handling in the manufacturing process is facilitated, and thus the efficiency in manufacturing semiconductor devices can be enhanced.
  • The method to manufacture a semiconductor device in accordance with the present exemplary embodiment may further include electrically connecting the [0042] second electrodes 24 of the first semiconductor chip 20 and the wiring pattern 18 with wires 40 (see FIG. 4). The wires 40 may be formed by any one of the bonding tools that are known. Also, any suitable wires can be used as the wires 40. Also, the step of forming the wires 40 may be conducted either before or after the step of mounting the second semiconductor chip 30.
  • Finally, through conducting the steps of forming a [0043] resin layer 52 and external terminals 54, a semiconductor device 1 can be manufactured (see FIG. 5).
  • The [0044] semiconductor device 1 that is manufactured by the method to manufacture a semiconductor device in accordance with the present exemplary embodiment includes a wiring substrate 10 having a wiring pattern 18. The semiconductor device 1 includes a first semiconductor chip 20 that is mounted on the wiring substrate 10. The semiconductor device 1 includes a second semiconductor chip 30 that is mounted on the first semiconductor chip 20. The semiconductor device 1 includes an electrical connection section 50 that is formed between the first semiconductor chip 20 and the second semiconductor chip 30 to electrically connect the first and second semiconductor chips 20 and 30. Second electrodes 24 are formed on a surface of the first semiconductor chip 20 on which the second semiconductor chip 30 is mounted, and in a portion thereof that is exposed out of the second semiconductor chip 30. A surface 21 of the first semiconductor chip 20 on the opposite side of the surface where the first and second electrodes 22 and 24 are formed is opposed to the wiring substrate 10. The first semiconductor chip 1 may have wires 40 that electrically connect the wiring pattern 18 and the second electrodes 24. FIG. 6 shows a circuit substrate 1000 on which the semiconductor device 1 described above is mounted. Also, as electronic devices each having the semiconductor device 1, a notebook type personal computer 2000 is shown in FIG. 7, and a portable telephone 3000 is shown in FIG. 8.
  • Second Exemplary Embodiment [0045]
  • FIG. 9-FIG. 13 are views to describe a method to manufacture a semiconductor device in accordance with a second exemplary embodiment of the present invention. The contents described above can also be applied to the present exemplary embodiment as long as they are applicable. [0046]
  • In the present exemplary embodiment, first, a [0047] wiring substrate 60 having an opening is prepared (see FIG. 9) The material of the wiring substrate 60 is not particularly limited, and the contents of the wiring substrate 10 described above may likewise be applicable. Further, although the configuration of the wiring substrate is neither particularly limited, the wiring substrate 60 may be in a configuration having a concave section 62 and an opening 64 formed in a bottom surface of the concave section 62. The substrate 60 having the concave section 62 and the opening 64 may be formed through mounting a second substrate 68 having an opening on a first substrate 66 having an opening 64. The second substrate 68 may have a wiring pattern 70 formed in multiple layers, as indicated in FIG. 9. The wiring pattern 70 may be formed by any one of the known methods.
  • Next, as shown in FIG. 10, the [0048] first semiconductor chip 20 described above is prepared, and mounted on the wiring substrate 60 such that an area of the first semiconductor chip 20 in which the first electrodes 22 are formed is exposed through the opening 64, and the wiring pattern 70 and the second electrodes 24 that are opposed to each other are electrically connected to each other. In other words, an alignment is conducted such that the area where the first electrodes 22 are formed overlaps the opening 64, and then the wiring pattern 70 and the second electrodes 24 that are opposed to each other are electrically connected. For example, the second electrodes 24 are brought in contact with the wiring pattern 70, and the second electrodes 24 and the wiring pattern 70 may be electrically connected by metal bonding through application of heat and pressure. Alternatively, by using an ACF (anisotropic conductive film) or ACP (anisotropic conductive paste), the second electrodes 24 and the wiring pattern 70 may be electrically connected to each other.
  • When the [0049] wiring substrate 60 includes the concave section 62, at least a part of the first semiconductor chip 20 may be disposed inside the concave section 62. Consequently, a semiconductor device that is thin and excellent in mountability can be manufactured.
  • Next, as indicated in FIG. 11, a [0050] second semiconductor chip 30 having third electrodes 32 is mounted on the first semiconductor chip 20 in the region where the first electrodes 22 are formed. The first electrodes 22 and the third electrodes 32 that are opposed to each other are electrically connected. The first and second electrodes 22 and 32 are bonded to form an electrical connection section 50, and the first semiconductor chip 20 and the second semiconductor chip 30 are electrically connected to each other by the electrical connection section 50. In the method to manufacture a semiconductor device in accordance with the present exemplary embodiment also, the first and second semiconductor chips 20 and 30 do not need to be handled in a state in which they are stacked in layers, and the step of mounting the second semiconductor chip 30 can be conducted on the wiring substrate, such that its handling in the manufacturing process is facilitated, and thus the efficiency in manufacturing semiconductor devices can be enhanced. It is noted that, in the present exemplary embodiment, the wiring substrate 60 includes the opening 64, and the first semiconductor chip 20 is mounted thereon in a manner that the first electrodes 22 are exposed through the opening 64 thus formed. Accordingly, even after the first semiconductor chip 20 is mounted on the wiring substrate 60, the first electrodes 22 and the third electrodes 32 are opposed to each other and electrically connected to each other.
  • Next, a [0051] resin layer 56 may be formed. The resin layer 56 may be formed to cover the electrical connection section 50, as shown in FIG. 12, or may be formed to cover not only the electrical connection section 50 but also the electrodes 24, but its range is not particularly limited. Consequently, a semiconductor device that is highly reliable against stresses can be manufactured. Then, through the forming external terminals 58, a semiconductor device 2 can be manufactured (see FIG. 13).
  • The [0052] semiconductor device 2 that is manufactured by the method to manufacture a semiconductor device in accordance with the present exemplary embodiment includes a wiring substrate 60. The wiring substrate 60 has a wiring pattern 70 formed thereon. The wiring substrate 60 includes an opening 64 formed therein. The semiconductor device 2 includes a first semiconductor chip 20. The semiconductor device 2 includes a second semiconductor chip 30 that is mounted on the first semiconductor chip 20. At least a part of the second semiconductor chip 30 may be disposed inside the opening 64. The semiconductor device 2 includes an electrical connection section 50 that is formed between the first and second semiconductor chips 20 and 30, and that electrically connects the first and second semiconductor chips 20 and 30. Second electrodes 24 are formed on a surface of the first semiconductor chip 20 on which the second semiconductor chip 30 is mounted in an area thereof that is exposed outside the second semiconductor chip 30, and the second electrodes 24 are opposed to and electrically connected to the wiring pattern 70. It is noted that the semiconductor device 2 may have external terminals 58.
  • The present invention is not limited to the exemplary embodiments described above, and many modification can be made. For example, the present invention may include compositions that are substantially the same as the compositions described in the exemplary embodiments (for example, a composition that has the same functions, the same methods and the results, or a composition that has the same objects and results). Also, the present invention includes compositions in which portions not essential in the compositions described in the exemplary embodiments are replaced with others. Also, the present invention includes compositions that achieve the same functions and effects or achieve the same objects as those of the compositions described in the exemplary embodiments. Furthermore, the present invention includes compositions that include known technology added to the compositions described in the exemplary embodiments. [0053]

Claims (9)

What is claimed is:
1. A method to manufacture a semiconductor device, comprising:
mounting a first semiconductor chip, having first electrodes and second electrodes, on a wiring substrate having a wiring pattern, such that a first surface, opposite to a second surface having the first and second electrodes, faces the wiring substrate; and then
mounting a second semiconductor chip, having third electrodes, on the first semiconductor chip in a region where the first electrodes are formed, and electrically connecting the first electrodes and the third electrodes that are opposed to each other.
2. The method to manufacture a semiconductor device according to claim 1, further comprising:
electrically connecting the second electrodes and the wiring pattern with wires.
3. The method to manufacture a semiconductor device according to claim 1, the wiring substrate including a concave section and at least a part of the first semiconductor chip being disposed inside the concave section.
4. The method to manufacture a semiconductor device according to claim 3, the first surface opposed to a bottom surface of the concave section.
5. A method to manufacture a semiconductor device, comprising:
mounting a first semiconductor chip, having first electrodes and second electrodes, on a wiring substrate having a wiring pattern and an opening formed therein, such that a region of the first semiconductor chip, where the first electrodes are formed, is exposed through the opening and electrically connecting the wiring pattern and the second electrodes that are opposed to each other; and then
mounting a second semiconductor chip, having third electrodes, on the first semiconductor chip in a region where the first electrodes are formed, and electrically connecting the first electrodes and the third electrodes that are opposed to each other.
6. The method to manufacture a semiconductor device according to claim 5, the wiring substrate including a concave section and the opening being formed in a bottom surface of the concave section of the wiring substrate and at least a part of the first semiconductor chip being disposed inside the concave section.
7. The method to manufacture a semiconductor device according to claim 1, further comprising:
after the mounting of the first and second semiconductor chips on the wiring substrate, forming external terminals on the wiring substrate.
8. The method to manufacture a semiconductor device according to claim 1, the first semiconductor chip having an outer configuration larger than an outer configuration of the second semiconductor chip.
9. A semiconductor device manufactured by the method of manufacturing a semiconductor device recited in claim 1.
US10/795,253 2003-03-20 2004-03-09 Semiconductor devices and manufacturing methods therefore Abandoned US20040201089A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2003-078093 2003-03-20
JP2003078093A JP2004288815A (en) 2003-03-20 2003-03-20 Semiconductor device and its manufacturing method

Publications (1)

Publication Number Publication Date
US20040201089A1 true US20040201089A1 (en) 2004-10-14

Family

ID=33127217

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/795,253 Abandoned US20040201089A1 (en) 2003-03-20 2004-03-09 Semiconductor devices and manufacturing methods therefore

Country Status (2)

Country Link
US (1) US20040201089A1 (en)
JP (1) JP2004288815A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060118831A1 (en) * 2004-11-08 2006-06-08 Hyun-Ik Hwang Semiconductor package and manufacturing method thereof
US20160204092A1 (en) * 2004-06-30 2016-07-14 Renesas Electronics Corporation Semiconductor device
WO2018118299A1 (en) * 2016-12-20 2018-06-28 Intel Corporation Die sidewall interconnects for 3d chip assemblies
US11404382B2 (en) 2019-08-12 2022-08-02 Samsung Electronics Co., Ltd. Semiconductor package including an embedded semiconductor device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4556671B2 (en) * 2005-01-06 2010-10-06 富士電機システムズ株式会社 Semiconductor package and flexible circuit board

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5074947A (en) * 1989-12-18 1991-12-24 Epoxy Technology, Inc. Flip chip technology using electrically conductive polymers and dielectrics
US5888849A (en) * 1997-04-07 1999-03-30 International Business Machines Corporation Method for fabricating an electronic package
US5925930A (en) * 1996-05-21 1999-07-20 Micron Technology, Inc. IC contacts with palladium layer and flexible conductive epoxy bumps
US6238949B1 (en) * 1999-06-18 2001-05-29 National Semiconductor Corporation Method and apparatus for forming a plastic chip on chip package module
US20020079590A1 (en) * 2000-12-26 2002-06-27 Yukiko Nakaoka Semiconductor device and method for fabricating the same
US20020134580A1 (en) * 2001-03-26 2002-09-26 Harry Hedler Configuration having an electronic device electrically connected to a printed circuit board
US20020149117A1 (en) * 2000-07-17 2002-10-17 Kazutaka Shibata Semiconductor device and its manufacturing method
US20020192855A1 (en) * 2001-06-13 2002-12-19 Matsushita Electric Industrial Co., Ltd Semiconductor device and method for manufacturing the same
US6555414B1 (en) * 2000-02-09 2003-04-29 Interuniversitair Microelektronica Centrum, Vzw Flip-chip assembly of semiconductor devices using adhesives

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5074947A (en) * 1989-12-18 1991-12-24 Epoxy Technology, Inc. Flip chip technology using electrically conductive polymers and dielectrics
US5925930A (en) * 1996-05-21 1999-07-20 Micron Technology, Inc. IC contacts with palladium layer and flexible conductive epoxy bumps
US5888849A (en) * 1997-04-07 1999-03-30 International Business Machines Corporation Method for fabricating an electronic package
US6238949B1 (en) * 1999-06-18 2001-05-29 National Semiconductor Corporation Method and apparatus for forming a plastic chip on chip package module
US6555414B1 (en) * 2000-02-09 2003-04-29 Interuniversitair Microelektronica Centrum, Vzw Flip-chip assembly of semiconductor devices using adhesives
US20020149117A1 (en) * 2000-07-17 2002-10-17 Kazutaka Shibata Semiconductor device and its manufacturing method
US20020079590A1 (en) * 2000-12-26 2002-06-27 Yukiko Nakaoka Semiconductor device and method for fabricating the same
US20020134580A1 (en) * 2001-03-26 2002-09-26 Harry Hedler Configuration having an electronic device electrically connected to a printed circuit board
US20020192855A1 (en) * 2001-06-13 2002-12-19 Matsushita Electric Industrial Co., Ltd Semiconductor device and method for manufacturing the same

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160204092A1 (en) * 2004-06-30 2016-07-14 Renesas Electronics Corporation Semiconductor device
US10672750B2 (en) 2004-06-30 2020-06-02 Renesas Electronics Corporation Semiconductor device
US20060118831A1 (en) * 2004-11-08 2006-06-08 Hyun-Ik Hwang Semiconductor package and manufacturing method thereof
WO2018118299A1 (en) * 2016-12-20 2018-06-28 Intel Corporation Die sidewall interconnects for 3d chip assemblies
US10199354B2 (en) 2016-12-20 2019-02-05 Intel Corporation Die sidewall interconnects for 3D chip assemblies
US11404382B2 (en) 2019-08-12 2022-08-02 Samsung Electronics Co., Ltd. Semiconductor package including an embedded semiconductor device

Also Published As

Publication number Publication date
JP2004288815A (en) 2004-10-14

Similar Documents

Publication Publication Date Title
KR102196173B1 (en) Semiconductor package and method of manufacturing the same
US6621172B2 (en) Semiconductor device and method of fabricating the same, circuit board, and electronic equipment
US7242081B1 (en) Stacked package structure
KR101858952B1 (en) Semiconductor package and method of manufacturing the same
US7948089B2 (en) Chip stack package and method of fabricating the same
US8168475B2 (en) Semiconductor package formed within an encapsulation
JP2001077301A (en) Semiconductor package and its manufacturing method
US20100244225A1 (en) Stackable electronic pagkage and method of fabricating same
JP2002184796A (en) Semiconductor device and its manufacturing method
US10186488B2 (en) Manufacturing method of semiconductor package and manufacturing method of semiconductor device
KR101858954B1 (en) Semiconductor package and method of manufacturing the same
JP2001298115A (en) Semiconductor device, manufacturing method for the same, circuit board as well as electronic equipment
KR101837514B1 (en) Semiconductor package, method of manufacturing the same and system in package
JP3565090B2 (en) Method for manufacturing semiconductor device
US20030183944A1 (en) Semiconductor device and manufacturing method for the same, circuit board, and electronic device
US7843051B2 (en) Semiconductor package and method of fabricating the same
JP2005005632A (en) Chip-like electronic component, its manufacturing method, and its packaging structure
US20040201089A1 (en) Semiconductor devices and manufacturing methods therefore
US6737590B2 (en) Tape circuit board and semiconductor chip package including the same
JP2007250916A (en) Semiconductor device and manufacturing method therefor
JP3729266B2 (en) Manufacturing method of semiconductor device
JP2008187076A (en) Circuit device and manufacturing method thereof
US7190063B2 (en) Semiconductor device and method of manufacturing the same, circuit board, and electronic apparatus
US20040201109A1 (en) Semiconductor devices, manufacturing methods therefore, circuit substrates and electronic devices
CN220456397U (en) Packaging module and electronic equipment

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEIKO EPSON CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YAMAGUCHI, KOJI;REEL/FRAME:014748/0491

Effective date: 20040412

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION