[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US20020137362A1 - Method for forming crystalline silicon nitride - Google Patents

Method for forming crystalline silicon nitride Download PDF

Info

Publication number
US20020137362A1
US20020137362A1 US09/363,523 US36352399A US2002137362A1 US 20020137362 A1 US20020137362 A1 US 20020137362A1 US 36352399 A US36352399 A US 36352399A US 2002137362 A1 US2002137362 A1 US 2002137362A1
Authority
US
United States
Prior art keywords
silicon nitride
crystalline silicon
nitride layer
recited
exposed surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09/363,523
Inventor
Rajarao Jammy
Philip L. Flaitz
Philip E. Batson
Hua Shen
Yun Yu Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
International Business Machines Corp
Original Assignee
International Business Machines Corp
Infineon Technologies North America Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp, Infineon Technologies North America Corp filed Critical International Business Machines Corp
Priority to US09/363,523 priority Critical patent/US20020137362A1/en
Assigned to INFINEON TECHNOLOGIES CORPORATION reassignment INFINEON TECHNOLOGIES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SHEN, HUA
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BATSON, PHILIP E., FLAITZ, PHILIP L., JAMMY, RAJARAO, YU WANG, YUN
Assigned to INFINEON TECHNOLOGIES NORTH AMERICA CORP. reassignment INFINEON TECHNOLOGIES NORTH AMERICA CORP. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES CORPORATION
Priority to US09/594,638 priority patent/US6707086B1/en
Priority to PCT/US2000/016691 priority patent/WO2001009931A1/en
Priority to KR1020027001260A priority patent/KR20020037337A/en
Priority to TW089115164A priority patent/TW516124B/en
Publication of US20020137362A1 publication Critical patent/US20020137362A1/en
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES NORTH AMERICA CORP.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/02—Pretreatment of the material to be coated
    • C23C16/0209—Pretreatment of the material to be coated by heating
    • C23C16/0218—Pretreatment of the material to be coated by heating in a reactive atmosphere
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/34—Nitrides
    • C23C16/345—Silicon nitride
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/56—After-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02247—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by nitridation, e.g. nitridation of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02252—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by plasma treatment, e.g. plasma oxidation of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
    • H01L21/02301—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment in-situ cleaning
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
    • H01L21/3144—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers on silicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/318—Inorganic layers composed of nitrides
    • H01L21/3185—Inorganic layers composed of nitrides of siliconnitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/66181—Conductor-insulator-semiconductor capacitors, e.g. trench capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92—Capacitors having potential barriers
    • H01L29/94—Metal-insulator-semiconductors, e.g. MOS
    • H01L29/945—Trench capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate

Definitions

  • This disclosure relates to semiconductor fabrication and more particularly, to a method for forming crystalline silicon nitride dielectric layers for semiconductor devices.
  • CVD Chemical Vapor Deposition
  • thermally grown Si 3 N 4 is added to the CVD nitride layer.
  • Thermally grown Si 3 N 4 is denser than CVD silicon nitride and exhibits superior electrical properties for the same thickness.
  • thermal growth of silicon nitride is a self limiting process (at about 950° C. approximate thickness of nitride layer is 18-23 ⁇ which is limited by the thermal growth process).
  • a CVD nitride layer may be added to the initial thermal nitride.
  • a node dielectric is deposited in a deep trench.
  • the node dielectric separates the storage node in the deep trench from a buried plate outside the trench to form a capacitor. It is desirable for the node dielectric to be as thin as possible to provide a high capacitance with minimal or low leakage.
  • Node dielectrics have evolved from using an oxide only (O) dielectric layer to a mixed oxide-nitride (ONO) and currently to nitride-oxide (NO) dielectric layers to take advantage of the higher ⁇ of Si 3 N 4 .
  • O oxide only
  • NO nitride-oxide
  • a desirable option for improving the properties of ultra-thin dielectric layers would be to employ crystalline Si 3 N 4 films for such applications.
  • crystalline nitride films by nature could be denser and relatively defect free.
  • crystalline Si 3 N 4 films are difficult to grow and unstable due to lattice mismatch with silicon and the consequent excessive strain at the growth interface.
  • An added complication for the case of a node dielectric is the presence of a thin non-stoichiometric native oxide on the exposed silicon surface of a substrate which inhibits the reaction between nitridizing species and the silicon substrate. This native oxide may be partially responsible for the electrical leakage in thermally grown nitride films.
  • a method for forming a crystalline silicon nitride layer includes the steps of providing a crystalline silicon substrate with an exposed silicon surface, precleaning the exposed surface by annealing in a hydrogen ambient and further annealing or exposing the exposed surface to nitrogen (e.g. in an ammonia ambient) to form a crystalline silicon nitride layer.
  • a method for forming a node dielectric layer in deep trenches includes the steps of providing a crystalline silicon substrate with trenches formed therein, the trenches including surfaces with exposed silicon, precleaning the exposed silicon surfaces by employing a hydrogen prebake, exposing the exposed surfaces to ammonia to form a crystalline silicon nitride layer, depositing an amorphous silicon nitride layer over the crystalline silicon nitride layer, and oxidizing the amorphous silicon nitride layer to form a node (NO) dielectric layer.
  • NO node
  • the step of precleaning may include the step of employing a wet cleaning process to remove native oxide from the exposed surface(s).
  • the cleaning process may include HF cleaning.
  • the step of precleaning may include the step of prebaking the exposed surface(s), in situ, in the presence of hydrogen gas, hydrogen plasma or similar reducing atmospheres at a temperature between about 400° C. and about 1300° at a pressure between about 10 ⁇ 9 Torr and about 600 Torr.
  • the step of precleaning may include the step of prebaking the exposed surface(s) in the presence of hydrogen gas introduced at a flow rate of between about 100 sccm and about 20 SLM for between about 2 seconds and about 3600 seconds.
  • the step of annealing/exposing the exposed surface(s) to nitrogen to form a crystalline silicon nitride layer may include the step of introducing ammonia at a temperature of between about 400° C. and about 1300° C.
  • the step of exposing the exposed surface(s) to nitrogen to form a crystalline silicon nitride layer may include the step of maintaining ammonia at a pressure of between about 10 ⁇ 6 Torr and about one atmosphere or greater.
  • a semiconductor device may be fabricated in accordance with the methods described herein.
  • a trench capacitor in accordance with the present invention, includes a crystalline silicon substrate including deep trenches having surfaces substantially free of native oxide.
  • a dielectric stack including a crystalline silicon nitride layer, is formed on the surfaces of the trenches. The dielectric stack forms a node dielectric between electrodes of the trench capacitor.
  • the crystalline silicon nitride layer may include a thickness of between about 3 ⁇ and about 40 ⁇ .
  • the dielectric stack may include an oxidized amorphous nitride layer.
  • FIG. 1 is a flow diagram showing a method for forming a crystalline silicon nitride layer in accordance with the present invention
  • FIG. 2 is a cross-sectional view of a trench formed in a silicon substrate for forming a silicon nitride crystalline layer in accordance with the present invention
  • FIG. 3 is a magnified cross-sectional view of area 8 of FIG. 2 showing a crystalline silicon nitride layer formed in accordance with the present invention
  • FIG. 4 is a cross-sectional view of the area 8 of FIG. 3 showing an additional silicon nitride layer formed in accordance with the present invention.
  • FIG. 5 is a cross-sectional view of the area 8 of FIG. 4 showing an oxidized silicon nitride layer formed in accordance with the present invention.
  • the present invention relates to semiconductor fabrication and more particularly, to a method for forming crystalline silicon nitride dielectric layers for semiconductor devices.
  • Silicon nitride and preferably stoichiometric Si 3 N 4 , is an important dielectric material for many microelectronic applications needing a high dielectric constant ( ⁇ ) with low leakage currents.
  • Much of the silicon nitride used for such applications is amorphous and is typically a combination of both thermally grown (in N 2 or NH 3 ) and/or deposited (by LPCVD techniques) materials.
  • thermally grown in N 2 or NH 3
  • deposited by LPCVD techniques
  • the present invention includes a method for forming a crystalline silicon nitride layer.
  • the present invention is illustratively described for the formation of a node dielectric in deep trenches for deep trench capacitors. Other applications are contemplated as well.
  • a preclean process is desirable prior to the formation of the crystalline silicon nitride layer.
  • FIGS. 1 and 2 a flow diagram for a method in accordance with the invention (FIG. 1) and a cross-sectional view of a semiconductor chip 10 (FIG. 2) are shown.
  • Semiconductor chip 10 may include a memory device such as, a dynamic random access memory (DRAM), a synchronous DRAM (SDRAM), static RAM or other memory device. It is to be understood that the present invention is not limited to semiconductor memories. The invention may be practiced for semiconductor chips which may include processors, embedded DRAM or other embedded memory devices, application specific integrated circuit chips (ASIC) or any other devices which employ dielectric films.
  • DRAM dynamic random access memory
  • SDRAM synchronous DRAM
  • static RAM static RAM
  • ASIC application specific integrated circuit chips
  • Semiconductor chip 10 of FIG. 2, illustratively shows a semiconductor memory having deep trench capacitor technology.
  • a semiconductor chip 10 is provided.
  • Semiconductor chip 10 includes a substrate 12 which may be a monocrystalline silicon substrate, however, other silicon based/modified materials may be employed, for example, silicon on insulator, epitaxially grown silicon, etc.
  • a pad stack 11 is formed on substrate 12 .
  • Pad stack 11 preferably includes a thermal oxide layer 13 and a pad nitride layer 15 .
  • Deep trenches 14 have been formed in substrate 12 by methods known to those skilled in the art.
  • a buried plate 16 is also formed by conventional methods.
  • These methods may include depositing arsenic silicate glass (ASG) in the trench as a dopant source and diffusing dopants into substrate 12 .
  • ASG arsenic silicate glass
  • Alternate techniques may include employing ion bombardment or gas phase doping to form buried plate 16 .
  • a standard cleaning process is performed to remove the native oxide on the trench sidewalls and exposed surfaces.
  • the cleaning process may include a wet cleaning process, such as, a HF clean or other cleaning processes known in the art, such as, a RCA/B clean. Combinations of cleaning processes may also be employed.
  • the wafers or chips 10 are then transferred to the reaction chamber for further processing.
  • the reaction chamber in which processing occurs is then evacuated if the transfer is not done, in situ, under vacuum.
  • a hydrogen (H 2 ) preclean is performed on the exposed silicon surface of the trench sidewalls after the evacuation of the reaction chamber. This step further removes the native oxide from the silicon surface of substrate 12 at sidewalls of trench 14 .
  • the efficacy of the clean process depends on the temperature, time, gas flow and pressure.
  • the gas flow may include a flow rate of about 100 sccm and about 10 SLM for between about 2 seconds and about 3600 seconds. Flow rates and time durations can vary over a wide range of acceptable values depending on the conditions and the tool set employed.
  • the step of precleaning may include the step of prebaking exposed silicon surface(s), in situ, in the presence of hydrogen gas, hydrogen plasma or similar reducing atmospheres at a temperature between about 400° C. and about 1300° and at a pressure between about 10 ⁇ 9 Torr and about 600 Torr.
  • FIG. 2 indicates an area of interest 8 which is magnified in FIGS. 3, 4 and 5 to show the process step of the method of the present invention.
  • the silicon surface of substrate 12 is exposed to nitrogen containing compounds, preferably ammonia (NH 3 ) or N 2 gas, in block 4 .
  • nitrogen containing compounds preferably ammonia (NH 3 ) or N 2 gas
  • the nitrogen may be introduced with other materials or compounds, for example, N 2 gas, atomic nitrogen formed by plasma techniques or nitrogen containing organic or inorganic precursors.
  • Ammonia is preferably introduced into the reaction chamber at a temperature of between about 400° C. and about 1300° C., preferably between about 900° C. and about 1100° C.
  • the pressure maintained in the chamber during the introduction of the ammonia is between about 10 ⁇ 6 Torr and about one atmosphere or greater, preferably between about 1 Torr and about 600 Torr.
  • the thickness of a nitride layer 18 formed during this step is largely dependent on the temperature and to a lesser extent on the pressure. In a preferred embodiment, a thickness of nitride layer 18 is between about 3 ⁇ to about 40 ⁇ .
  • Nitride layer 18 forms a crystalline silicon nitride layer.
  • Nitride layer 18 exhibited characteristics indicative of a crystalline layer and was uniformly oriented parallel to the silicon in the sidewalls of the trench. Measurement of the lattice planes of nitride layer 18 resulted in a measured spacing of approximately 4 ⁇ , which is a close match to the theoretical spacing of 3.88 ⁇ for the (110) planes of hexagonal Si 3 N 4 .
  • Nitride layer 18 may include a thickness of between 2-6 atomic layers.
  • STEM Scanning Transmission Electron Microscope
  • EELS Electron Energy Loss Spectroscopy
  • the H 2 pre-bake, in block 3 results in a thicker nitride layer 18 .
  • the pressure of the H 2 pre-bake (block 3 ) and the time between the cleaning (block 2 ) and H 2 pre-bake (block 3 ) three distinct types of nitride films may result.
  • the three distinct types of nitride films are illustratively described in terms of specifics. These specifics are not to be construed as limiting as other parameters may be employed in accordance with the invention to achieve similar results.
  • the three distinct types of nitride films that may result include:
  • a floating (partial) crystalline layer is formed if the pressure is below about 5 Torr and the amount of time between the cleaning process and the H 2 pre-bake is between more than about 1 hour;
  • this provides the ability to modulate silicon nitride layer 18 by varying the process conditions.
  • Other process parameters and tool settings may be used as well.
  • an additional silicon nitride layer 20 may be deposited by a chemical vapor deposition (CVD) process or a physical vapor deposition process in block 5 , to obtain a desired thickness of a total dielectric layer.
  • the total dielectric layer thickness is comprised of nitride layer 18 and nitride layer 20 .
  • an additional step may be performed to make the total dielectric layer compatible with later processes.
  • Nitride layers 18 and 20 may be exposed to an oxidizing ambient at suitable temperatures to form an oxidized portion of nitride layer 20 thereby forming an N—O stack.
  • Processing then continues as is known in the art.
  • a storage node is formed in trench by filling the trench with polysilicon.
  • the storage node (not shown) and buried plate 16 act as capacitor electrodes for which the N—O stack is the capacitor or node dielectric.
  • the present invention may be applied to other semiconductor structures and devices.
  • the crystalline silicon nitride layer may be employed instead of a gate oxide for vertical transistors.
  • Other applications are contemplated as well.
  • Local nitride crystallization may also be formed by employing the above methods in accordance with the present invention.
  • localized nitride crystals may be formed on polycrystalline silicon surfaces to provide a dielectric layer thereon. This embodiment may be employed for forming devices in flash memories, for example, or other devices employing polysilicon.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Ceramic Engineering (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Plasma & Fusion (AREA)
  • Inorganic Chemistry (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Semiconductor Memories (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

In accordance with the present invention, a method for forming a crystalline silicon nitride layer, includes the steps of providing a crystalline silicon substrate with an exposed surface, precleaning the exposed surface by employing a hydrogen prebake and exposing the exposed surface to nitrogen to form a crystalline silicon nitride layer. Also, a trench capacitor, in accordance with the present invention, includes a crystalline silicon substrate including deep trenches having surface substantially free of native oxide. A dielectric stack, including a crystalline silicon nitride layer, is formed on the sidewalls of the trenches. The dielectric stack forms a node dielectric between electrodes of the trench capacitor.

Description

    BACKGROUND
  • 1. Technical Field [0001]
  • This disclosure relates to semiconductor fabrication and more particularly, to a method for forming crystalline silicon nitride dielectric layers for semiconductor devices. [0002]
  • 2. Description of the Related Art [0003]
  • Silicon nitride is used extensively in microelectronic technology for its superior dielectric properties. Typically, silicon nitride includes superior dielectric constant (e.g., ε=7.5 for silicon nitride) as compared to silicon dioxide (e.g., ε=3.9). The need for higher capacitance with shrinking dimensions in semiconductor devices such as dynamic random access memories (DRAMs) has been met by reducing the thickness of dielectric layers. Much of the silicon nitride employed for microelectronic applications is deposited by Chemical Vapor Deposition (CVD) techniques and is amorphous in structure. Although thick amorphous silicon nitride (Si[0004] 3N4) films have adequately low leakage currents, for thin (<50 Å) dielectric films, higher leakage currents impede, if not preclude, successful device implementation.
  • To overcome the limitations posed by excessive leakage currents observed in thin CVD nitride dielectric layers, a thermally grown Si[0005] 3N4 component is added to the CVD nitride layer. Thermally grown Si3N4 is denser than CVD silicon nitride and exhibits superior electrical properties for the same thickness. However, thermal growth of silicon nitride is a self limiting process (at about 950° C. approximate thickness of nitride layer is 18-23 Åwhich is limited by the thermal growth process). To meet the total required thickness, a CVD nitride layer may be added to the initial thermal nitride.
  • For DRAM chips employing deep trench capacitors, a node dielectric is deposited in a deep trench. The node dielectric separates the storage node in the deep trench from a buried plate outside the trench to form a capacitor. It is desirable for the node dielectric to be as thin as possible to provide a high capacitance with minimal or low leakage. Node dielectrics have evolved from using an oxide only (O) dielectric layer to a mixed oxide-nitride (ONO) and currently to nitride-oxide (NO) dielectric layers to take advantage of the higher ε of Si[0006] 3N4. Similarly, for gate dielectrics, in addition to a reduction in thickness, incorporation of some nitride into the oxide film is being explored to boost the physical thickness (and dielectric constant) while keeping the equivalent oxide thickness small enough to meet the needs of smaller and faster devices.
  • A desirable option for improving the properties of ultra-thin dielectric layers would be to employ crystalline Si[0007] 3N4 films for such applications. Unlike CVD nitride films, in which the large leakage currents have been attributed to the presence of a large number of defects and pinholes, crystalline nitride films by nature could be denser and relatively defect free. However, crystalline Si3N4 films are difficult to grow and unstable due to lattice mismatch with silicon and the consequent excessive strain at the growth interface. An added complication for the case of a node dielectric is the presence of a thin non-stoichiometric native oxide on the exposed silicon surface of a substrate which inhibits the reaction between nitridizing species and the silicon substrate. This native oxide may be partially responsible for the electrical leakage in thermally grown nitride films.
  • Therefore, a need exists for a method to preclean and remove a native oxide before thermal nitridation of exposed silicon is performed. A further need exists for a method for forming a crystalline silicon nitride for semiconductor devices. [0008]
    • SUMMARY OF THE INVENTION
  • In accordance with the present invention, a method for forming a crystalline silicon nitride layer, includes the steps of providing a crystalline silicon substrate with an exposed silicon surface, precleaning the exposed surface by annealing in a hydrogen ambient and further annealing or exposing the exposed surface to nitrogen (e.g. in an ammonia ambient) to form a crystalline silicon nitride layer. [0009]
  • A method for forming a node dielectric layer in deep trenches, includes the steps of providing a crystalline silicon substrate with trenches formed therein, the trenches including surfaces with exposed silicon, precleaning the exposed silicon surfaces by employing a hydrogen prebake, exposing the exposed surfaces to ammonia to form a crystalline silicon nitride layer, depositing an amorphous silicon nitride layer over the crystalline silicon nitride layer, and oxidizing the amorphous silicon nitride layer to form a node (NO) dielectric layer. [0010]
  • In alternate methods, the step of precleaning may include the step of employing a wet cleaning process to remove native oxide from the exposed surface(s). The cleaning process may include HF cleaning. The step of precleaning may include the step of prebaking the exposed surface(s), in situ, in the presence of hydrogen gas, hydrogen plasma or similar reducing atmospheres at a temperature between about 400° C. and about 1300° at a pressure between about 10[0011] −9 Torr and about 600 Torr. The step of precleaning may include the step of prebaking the exposed surface(s) in the presence of hydrogen gas introduced at a flow rate of between about 100 sccm and about 20 SLM for between about 2 seconds and about 3600 seconds. Flow rates and time durations can vary over a wide range of acceptable values depending on the conditions and the tool set employed. The step of annealing/exposing the exposed surface(s) to nitrogen to form a crystalline silicon nitride layer may include the step of introducing ammonia at a temperature of between about 400° C. and about 1300° C. The step of exposing the exposed surface(s) to nitrogen to form a crystalline silicon nitride layer may include the step of maintaining ammonia at a pressure of between about 10−6 Torr and about one atmosphere or greater. A semiconductor device may be fabricated in accordance with the methods described herein.
  • A trench capacitor, in accordance with the present invention, includes a crystalline silicon substrate including deep trenches having surfaces substantially free of native oxide. A dielectric stack, including a crystalline silicon nitride layer, is formed on the surfaces of the trenches. The dielectric stack forms a node dielectric between electrodes of the trench capacitor. [0012]
  • In alternate embodiments, the crystalline silicon nitride layer may include a thickness of between about 3 Å and about 40 Å. The dielectric stack may include an oxidized amorphous nitride layer. [0013]
  • These and other objects, features and advantages of the present invention will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.[0014]
    • BRIEF DESCRIPTION OF DRAWINGS
  • This disclosure will present in detail the following description of preferred embodiments with reference to the following figures wherein: [0015]
  • FIG. 1 is a flow diagram showing a method for forming a crystalline silicon nitride layer in accordance with the present invention; [0016]
  • FIG. 2 is a cross-sectional view of a trench formed in a silicon substrate for forming a silicon nitride crystalline layer in accordance with the present invention; [0017]
  • FIG. 3 is a magnified cross-sectional view of [0018] area 8 of FIG. 2 showing a crystalline silicon nitride layer formed in accordance with the present invention;
  • FIG. 4 is a cross-sectional view of the [0019] area 8 of FIG. 3 showing an additional silicon nitride layer formed in accordance with the present invention; and
  • FIG. 5 is a cross-sectional view of the [0020] area 8 of FIG. 4 showing an oxidized silicon nitride layer formed in accordance with the present invention.
    • DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
  • The present invention relates to semiconductor fabrication and more particularly, to a method for forming crystalline silicon nitride dielectric layers for semiconductor devices. Silicon nitride, and preferably stoichiometric Si[0021] 3N4, is an important dielectric material for many microelectronic applications needing a high dielectric constant (ε) with low leakage currents. Much of the silicon nitride used for such applications is amorphous and is typically a combination of both thermally grown (in N2 or NH3) and/or deposited (by LPCVD techniques) materials. Although desirable for their enhanced properties, crystalline silicon nitride films are difficult to grow due to lattice mismatch and off-stoichiometric growth kinetics. The present invention includes a method for forming a crystalline silicon nitride layer. In a preferred embodiment the present invention is illustratively described for the formation of a node dielectric in deep trenches for deep trench capacitors. Other applications are contemplated as well. A preclean process is desirable prior to the formation of the crystalline silicon nitride layer.
  • Referring now in specific detail to the drawings in which like reference numerals identify similar or identical elements throughout the several views, and initially to FIGS. 1 and 2, a flow diagram for a method in accordance with the invention (FIG. 1) and a cross-sectional view of a semiconductor chip [0022] 10 (FIG. 2) are shown. Semiconductor chip 10 may include a memory device such as, a dynamic random access memory (DRAM), a synchronous DRAM (SDRAM), static RAM or other memory device. It is to be understood that the present invention is not limited to semiconductor memories. The invention may be practiced for semiconductor chips which may include processors, embedded DRAM or other embedded memory devices, application specific integrated circuit chips (ASIC) or any other devices which employ dielectric films.
  • [0023] Semiconductor chip 10 of FIG. 2, illustratively shows a semiconductor memory having deep trench capacitor technology. In block 1, a semiconductor chip 10 is provided. Semiconductor chip 10 includes a substrate 12 which may be a monocrystalline silicon substrate, however, other silicon based/modified materials may be employed, for example, silicon on insulator, epitaxially grown silicon, etc. A pad stack 11 is formed on substrate 12. Pad stack 11 preferably includes a thermal oxide layer 13 and a pad nitride layer 15. Deep trenches 14 have been formed in substrate 12 by methods known to those skilled in the art. A buried plate 16 is also formed by conventional methods. These methods may include depositing arsenic silicate glass (ASG) in the trench as a dopant source and diffusing dopants into substrate 12. Alternate techniques may include employing ion bombardment or gas phase doping to form buried plate 16.
  • Prior to further processing, it is preferable to preclean exposed surfaces of [0024] substrate 12, i.e., trench sidewalls, to remove native oxides which may form on the surface of substrate 12. In block 2, a standard cleaning process is performed to remove the native oxide on the trench sidewalls and exposed surfaces. The cleaning process may include a wet cleaning process, such as, a HF clean or other cleaning processes known in the art, such as, a RCA/B clean. Combinations of cleaning processes may also be employed. The wafers or chips 10 are then transferred to the reaction chamber for further processing. The reaction chamber in which processing occurs is then evacuated if the transfer is not done, in situ, under vacuum.
  • In [0025] block 3, a hydrogen (H2) preclean is performed on the exposed silicon surface of the trench sidewalls after the evacuation of the reaction chamber. This step further removes the native oxide from the silicon surface of substrate 12 at sidewalls of trench 14. The efficacy of the clean process depends on the temperature, time, gas flow and pressure. In a preferred method, the gas flow may include a flow rate of about 100 sccm and about 10 SLM for between about 2 seconds and about 3600 seconds. Flow rates and time durations can vary over a wide range of acceptable values depending on the conditions and the tool set employed. The step of precleaning may include the step of prebaking exposed silicon surface(s), in situ, in the presence of hydrogen gas, hydrogen plasma or similar reducing atmospheres at a temperature between about 400° C. and about 1300° and at a pressure between about 10−9 Torr and about 600 Torr.
  • FIG. 2 indicates an area of [0026] interest 8 which is magnified in FIGS. 3, 4 and 5 to show the process step of the method of the present invention.
  • Referring to FIG. 3, with continued reference to FIG. 1, after evacuating the reaction chamber of any H[0027] 2 (typical but not necessary), the silicon surface of substrate 12 is exposed to nitrogen containing compounds, preferably ammonia (NH3) or N2 gas, in block 4. For convenience, the process will be illustratively described using ammonia. The nitrogen may be introduced with other materials or compounds, for example, N2 gas, atomic nitrogen formed by plasma techniques or nitrogen containing organic or inorganic precursors. Ammonia is preferably introduced into the reaction chamber at a temperature of between about 400° C. and about 1300° C., preferably between about 900° C. and about 1100° C. The pressure maintained in the chamber during the introduction of the ammonia is between about 10−6 Torr and about one atmosphere or greater, preferably between about 1 Torr and about 600 Torr. The thickness of a nitride layer 18 formed during this step is largely dependent on the temperature and to a lesser extent on the pressure. In a preferred embodiment, a thickness of nitride layer 18 is between about 3 Å to about 40 Å. Nitride layer 18 forms a crystalline silicon nitride layer.
  • The crystalline characteristics of this [0028] nitride layer 18 have been confirmed by tests and analysis. For example, a substantially continuous crystalline silicon nitride layer was observed along the trench sidewalls of a semiconductor device. Nitride layer 18 exhibited characteristics indicative of a crystalline layer and was uniformly oriented parallel to the silicon in the sidewalls of the trench. Measurement of the lattice planes of nitride layer 18 resulted in a measured spacing of approximately 4 Å, which is a close match to the theoretical spacing of 3.88 Å for the (110) planes of hexagonal Si3N4.
  • [0029] Nitride layer 18 may include a thickness of between 2-6 atomic layers. In addition, analysis on a Scanning Transmission Electron Microscope (STEM) with a 2-3 Å lateral resolution and Electron Energy Loss Spectroscopy (EELS) with an energy resolution of 0.35 eV confirmed that the layer was crystalline silicon nitride and oxide at the silicon to silicon nitride interface was absent. The crystalline silicon nitride layer was not observed when the sample was not subjected to in situ H2 pre-bake and NH3 nitridation in accordance with the present invention.
  • The H[0030] 2 pre-bake, in block 3, results in a thicker nitride layer 18. Depending on the growth conditions (i.e, crystal directions of the surface on which the film is to be grown), the pressure of the H2 pre-bake (block 3) and the time between the cleaning (block 2) and H2 pre-bake (block 3) three distinct types of nitride films may result. The three distinct types of nitride films are illustratively described in terms of specifics. These specifics are not to be construed as limiting as other parameters may be employed in accordance with the invention to achieve similar results. The three distinct types of nitride films that may result include:
  • a) a continuous crystalline layer which is formed if the pressure is about 5 Torr and the amount of time between the cleaning process and the H[0031] 2 pre-bake is between less than about 30 seconds and about 1 hour;
  • b) a floating (partial) crystalline layer is formed if the pressure is below about 5 Torr and the amount of time between the cleaning process and the H[0032] 2 pre-bake is between more than about 1 hour; and
  • c) an amorphous layer is formed outside the parameters of a) and b). [0033]
  • Advantageously, this provides the ability to modulate [0034] silicon nitride layer 18 by varying the process conditions. Other process parameters and tool settings may be used as well.
  • Referring to FIG. 4 with continued reference to FIG. 1, an additional [0035] silicon nitride layer 20 may be deposited by a chemical vapor deposition (CVD) process or a physical vapor deposition process in block 5, to obtain a desired thickness of a total dielectric layer. The total dielectric layer thickness is comprised of nitride layer 18 and nitride layer 20.
  • Referring to FIG. 5 with continued reference to FIG. 1, an additional step may be performed to make the total dielectric layer compatible with later processes. Nitride layers [0036] 18 and 20 may be exposed to an oxidizing ambient at suitable temperatures to form an oxidized portion of nitride layer 20 thereby forming an N—O stack. Processing then continues as is known in the art. A storage node is formed in trench by filling the trench with polysilicon. The storage node (not shown) and buried plate 16 act as capacitor electrodes for which the N—O stack is the capacitor or node dielectric.
  • Although described in terms of a deep trench capacitor, the present invention may be applied to other semiconductor structures and devices. For example, the crystalline silicon nitride layer may be employed instead of a gate oxide for vertical transistors. Other applications are contemplated as well. Local nitride crystallization may also be formed by employing the above methods in accordance with the present invention. For example, localized nitride crystals may be formed on polycrystalline silicon surfaces to provide a dielectric layer thereon. This embodiment may be employed for forming devices in flash memories, for example, or other devices employing polysilicon. [0037]
  • Having described preferred embodiments for a method for forming crystalline silicon nitride (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments of the invention disclosed which are within the scope and spirit of the invention as outlined by the appended claims. Having thus described the invention with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims. [0038]

Claims (20)

What is claimed is:
1. A method for forming a crystalline silicon nitride layer, comprising the steps of:
providing a crystalline silicon substrate with an exposed surface;
precleaning the exposed surface by employing a hydrogen prebake; and
exposing the exposed surface to nitrogen to form a crystalline silicon nitride layer.
2. The method as recited in claim 1, wherein the step of precleaning includes the step of employing a hydrogen fluoride wet clean process to remove native oxide from the exposed surface.
3. The method as recited in claim 2, wherein the step of precleaning the exposed surface by employing a hydrogen prebake is delayed from the step of employing a hydrogen fluoride wet clean process to remove native oxide from the exposed surface by an interval of between about 30 seconds and about 3600 seconds.
4. The method as recited in claim 1, wherein the step of precleaning includes the step of prebaking the exposed surface in the presence of hydrogen gas at a temperature between about 400° C. and about 1300° C.
5. The method as recited in claim 1, wherein the step of precleaning includes the step of prebaking the exposed surface in the presence of hydrogen gas at a pressure between about 10−9 Torr and about 600 Torr.
6. The method as recited in claim 1, wherein the nitrogen includes at least one of nitrogen gas, ammonia, atomic nitrogen plasma, an organic nitrogen precursor and an inorganic nitrogen precursor.
7. The method as recited in claim 1, wherein the step of exposing the exposed surface to nitrogen to form a crystalline silicon nitride layer includes the step of introducing ammonia at a temperature of between about 400° C. and about 1300° C.
8. The method as recited in claim 1, wherein the step of exposing the exposed surface to nitrogen to form a crystalline silicon nitride layer includes the step of maintaining ammonia at a pressure of between about 10−6 Torr and about one atmosphere.
9. A semiconductor device fabricated in accordance with the method as recited in claim 1.
10. A method for forming a node dielectric layer in deep trenches, comprising the steps of:
providing a crystalline silicon substrate with trenches formed therein, the trenches including exposed silicon surfaces;
precleaning the exposed surfaces by employing a hydrogen prebake;
exposing the exposed surfaces to ammonia to form a crystalline silicon nitride layer;
depositing an amorphous silicon nitride layer over the crystalline silicon nitride layer; and
oxidizing the amorphous silicon nitride layer to form a node dielectric layer.
11. The method as recited in claim 10, further comprising the step of employing a hydrogen fluoride clean process to remove native oxide from the exposed surfaces
12. The method as recited in claim 11, wherein the step of precleaning the exposed surfaces by employing a hydrogen prebake is delayed from the step of employing a hydrogen fluoride clean process to remove native oxide from the exposed surfaces by an interval of between about 30 seconds and about 3600 seconds.
13. The method as recited in claim 10, wherein the step of precleaning includes the step of prebaking the exposed surfaces in the presence of hydrogen gas at a temperature between about 400° C. and about 1300° C.
14. The method as recited in claim 10, wherein the step of precleaning includes the step of prebaking the exposed surfaces in the presence of hydrogen gas at a pressure between about 10−9 Torr and about 600 Torr.
15. The method as recited in claim 10, wherein the step of exposing the exposed surfaces to ammonia to form a crystalline silicon nitride layer includes the step of introducing the ammonia at a temperature of between 400° C. and about 1300° C.
16. The method as recited in claim 10, wherein the step of exposing the exposed surfaces to ammonia to form a crystalline silicon nitride layer includes the step of maintaining the ammonia at a pressure of between about 10−6 Torr and about one atmosphere.
17. A semiconductor device fabricated in accordance with the method as recited in claim 10.
18. A trench capacitor comprising:
a crystalline silicon substrate including deep trenches having surfaces in the substrate substantially free of native oxide; and
a dielectric stack, including a crystalline silicon nitride layer, formed on the surfaces of the trenches, the dielectric stack for forming a node dielectric between electrodes of the trench capacitor.
19. The trench capacitor as recited in claim 18, wherein the crystalline silicon nitride layer includes a thickness of between about 3 Å and about 40 Å.
20. The trench capacitor as recited in claim 18, wherein the dielectric stack includes an oxidized amorphous nitride layer.
US09/363,523 1999-07-29 1999-07-29 Method for forming crystalline silicon nitride Abandoned US20020137362A1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US09/363,523 US20020137362A1 (en) 1999-07-29 1999-07-29 Method for forming crystalline silicon nitride
US09/594,638 US6707086B1 (en) 1999-07-29 2000-06-15 Method for forming crystalline silicon nitride
PCT/US2000/016691 WO2001009931A1 (en) 1999-07-29 2000-06-16 Method for forming crystalline silicon nitride
KR1020027001260A KR20020037337A (en) 1999-07-29 2000-06-16 Method for forming crystalline silicon nitride
TW089115164A TW516124B (en) 1999-07-29 2001-02-02 Method for forming crystalline silicon nitride

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/363,523 US20020137362A1 (en) 1999-07-29 1999-07-29 Method for forming crystalline silicon nitride

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US09/594,638 Division US6707086B1 (en) 1999-07-29 2000-06-15 Method for forming crystalline silicon nitride

Publications (1)

Publication Number Publication Date
US20020137362A1 true US20020137362A1 (en) 2002-09-26

Family

ID=23430582

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/363,523 Abandoned US20020137362A1 (en) 1999-07-29 1999-07-29 Method for forming crystalline silicon nitride
US09/594,638 Expired - Fee Related US6707086B1 (en) 1999-07-29 2000-06-15 Method for forming crystalline silicon nitride

Family Applications After (1)

Application Number Title Priority Date Filing Date
US09/594,638 Expired - Fee Related US6707086B1 (en) 1999-07-29 2000-06-15 Method for forming crystalline silicon nitride

Country Status (4)

Country Link
US (2) US20020137362A1 (en)
KR (1) KR20020037337A (en)
TW (1) TW516124B (en)
WO (1) WO2001009931A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030224584A1 (en) * 2002-04-15 2003-12-04 Thomas Hecht Method and configuration for reinforcement of a dielectric layer at defects by self-aligning and self-limiting electrochemical conversion of a substrate material
US6707086B1 (en) * 1999-07-29 2004-03-16 Infineon Technologies Ag Method for forming crystalline silicon nitride
US20080305647A1 (en) * 2005-09-29 2008-12-11 Kabushiki Kaisha Toshiba Method for Manufacturing a Semiconductor Device
US20110212611A1 (en) * 2005-12-22 2011-09-01 Hynix Semiconductor Inc. Methods of forming dual gate of semiconductor device
US8228725B2 (en) * 2002-07-08 2012-07-24 Micron Technology, Inc. Memory utilizing oxide nanolaminates
US20150093889A1 (en) * 2013-10-02 2015-04-02 Intermolecular Methods for removing a native oxide layer from germanium susbtrates in the fabrication of integrated circuits

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7094704B2 (en) * 2002-05-09 2006-08-22 Applied Materials, Inc. Method of plasma etching of high-K dielectric materials
US6936512B2 (en) * 2002-09-27 2005-08-30 International Business Machines Corporation Semiconductor method and structure for simultaneously forming a trench capacitor dielectric and trench sidewall device dielectric
KR100576850B1 (en) * 2003-10-28 2006-05-10 삼성전기주식회사 Manufacturing method of nitride based semiconductor light emitting device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5080933A (en) * 1990-09-04 1992-01-14 Motorola, Inc. Selective deposition of polycrystalline silicon
US6018174A (en) * 1998-04-06 2000-01-25 Siemens Aktiengesellschaft Bottle-shaped trench capacitor with epi buried layer

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4277320A (en) * 1979-10-01 1981-07-07 Rockwell International Corporation Process for direct thermal nitridation of silicon semiconductor devices
EP0637063B1 (en) * 1993-07-30 1999-11-03 Applied Materials, Inc. Method for depositing silicon nitride on silicium surfaces
JP3660391B2 (en) * 1994-05-27 2005-06-15 株式会社東芝 Manufacturing method of semiconductor device
US5643823A (en) * 1995-09-21 1997-07-01 Siemens Aktiengesellschaft Application of thin crystalline Si3 N4 liners in shallow trench isolation (STI) structures
US6100132A (en) * 1997-06-30 2000-08-08 Kabushiki Kaisha Toshiba Method of deforming a trench by a thermal treatment
US6194754B1 (en) * 1999-03-05 2001-02-27 Telcordia Technologies, Inc. Amorphous barrier layer in a ferroelectric memory cell
US20020137362A1 (en) * 1999-07-29 2002-09-26 Rajarao Jammy Method for forming crystalline silicon nitride
US6495876B1 (en) * 2000-06-30 2002-12-17 International Business Machines Corporation DRAM strap: hydrogen annealing for improved strap resistance in high density trench DRAMS

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5080933A (en) * 1990-09-04 1992-01-14 Motorola, Inc. Selective deposition of polycrystalline silicon
US6018174A (en) * 1998-04-06 2000-01-25 Siemens Aktiengesellschaft Bottle-shaped trench capacitor with epi buried layer

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6707086B1 (en) * 1999-07-29 2004-03-16 Infineon Technologies Ag Method for forming crystalline silicon nitride
US20030224584A1 (en) * 2002-04-15 2003-12-04 Thomas Hecht Method and configuration for reinforcement of a dielectric layer at defects by self-aligning and self-limiting electrochemical conversion of a substrate material
US7176514B2 (en) * 2002-04-15 2007-02-13 Infineon Technologies Ag Method and configuration for reinforcement of a dielectric layer at defects by self-aligning and self-limiting electrochemical conversion of a substrate material
US8228725B2 (en) * 2002-07-08 2012-07-24 Micron Technology, Inc. Memory utilizing oxide nanolaminates
US20080305647A1 (en) * 2005-09-29 2008-12-11 Kabushiki Kaisha Toshiba Method for Manufacturing a Semiconductor Device
US7772129B2 (en) * 2005-09-29 2010-08-10 Kabushiki Kaisha Toshiba Method for manufacturing a semiconductor device
US20110003481A1 (en) * 2005-09-29 2011-01-06 Kabushiki Kaisha Toshiba Method for manufacturing a semiconductor device
US8557717B2 (en) 2005-09-29 2013-10-15 Kabushiki Kaisha Toshiba Method for manufacturing a semiconductor device
US20110212611A1 (en) * 2005-12-22 2011-09-01 Hynix Semiconductor Inc. Methods of forming dual gate of semiconductor device
US20150093889A1 (en) * 2013-10-02 2015-04-02 Intermolecular Methods for removing a native oxide layer from germanium susbtrates in the fabrication of integrated circuits

Also Published As

Publication number Publication date
KR20020037337A (en) 2002-05-18
TW516124B (en) 2003-01-01
US6707086B1 (en) 2004-03-16
WO2001009931A1 (en) 2001-02-08

Similar Documents

Publication Publication Date Title
US5438012A (en) Method of fabricating capacitor element in super-LSI
US6444592B1 (en) Interfacial oxidation process for high-k gate dielectric process integration
US6159828A (en) Semiconductor processing method of providing a doped polysilicon layer
US5643823A (en) Application of thin crystalline Si3 N4 liners in shallow trench isolation (STI) structures
US6270568B1 (en) Method for fabricating a semiconductor structure with reduced leakage current density
US9685536B2 (en) Vertical transistor having a vertical gate structure having a top or upper surface defining a facet formed between a vertical source and a vertical drain
US7157327B2 (en) Void free, silicon filled trenches in semiconductors
US8120124B2 (en) Ultra thin TCS (SiCl4) cell nitride for DRAM capacitor with DCS (SiH2Cl2) interface seeding layer
US20020137250A1 (en) High K dielectric film and method for making
US20050164469A1 (en) Method for N+ doping of amorphous silicon and polysilicon electrodes in deep trenches
JPH11233726A (en) Capacitor of semiconductor device and its formation
JP2004533108A (en) High-K dielectric film and method of manufacturing the same
JPH0626211B2 (en) Method of manufacturing integrated circuit
US6573197B2 (en) Thermally stable poly-Si/high dielectric constant material interfaces
KR100567299B1 (en) PROCESS TO PRODUCE ULTRATHIN CRYSTALLINE SILICON NITRIDE ON Si111 FOR ADVANCED GATE DIELECTRICS
US6707086B1 (en) Method for forming crystalline silicon nitride
EP0926717B1 (en) Method of forming polysilicon capacitor electrode
JP2004320022A (en) Semiconductor device capacitor and method for manufacturing the same
US6420729B2 (en) Process to produce ultrathin crystalline silicon nitride on Si (111) for advanced gate dielectrics
US7402491B2 (en) Methods of manufacturing a semiconductor device including a dielectric layer including zirconium
JP2001036032A (en) Method for forming strap and quantum conductive barrier thereof
KR100621542B1 (en) Dielectric multilayer of microelectronic device and fabricating method the same
US6664198B1 (en) Method of forming a silicon nitride dielectric layer
Lin et al. Rugged Surface Polycrystalline Silicon Film Formed by Rapid Thermal Chemical Vapor Deposition for Dynamic Random Access Memory Stacked Capacitor Aplication
Grifoni et al. Si3N4 thickness and its oxidation time influence on O/N/O DRAM cell performance

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JAMMY, RAJARAO;FLAITZ, PHILIP L.;BATSON, PHILIP E.;AND OTHERS;REEL/FRAME:010140/0700;SIGNING DATES FROM 19990714 TO 19990726

Owner name: INFINEON TECHNOLOGIES CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHEN, HUA;REEL/FRAME:010140/0697

Effective date: 19990714

AS Assignment

Owner name: INFINEON TECHNOLOGIES NORTH AMERICA CORP., CALIFOR

Free format text: CHANGE OF NAME;ASSIGNOR:INFINEON TECHNOLOGIES CORPORATION;REEL/FRAME:010864/0554

Effective date: 19990930

AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES NORTH AMERICA CORP.;REEL/FRAME:013515/0482

Effective date: 20021112

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE