US20020121705A1 - Flip chip semiconductor package - Google Patents
Flip chip semiconductor package Download PDFInfo
- Publication number
- US20020121705A1 US20020121705A1 US09/973,611 US97361101A US2002121705A1 US 20020121705 A1 US20020121705 A1 US 20020121705A1 US 97361101 A US97361101 A US 97361101A US 2002121705 A1 US2002121705 A1 US 2002121705A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- semiconductor package
- flip chip
- chip
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4334—Auxiliary members in encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Definitions
- the present invention relates to flip chip semiconductor packages, and more particularly, to a flip chip semiconductor package in the use of an adhesive larger in contractibility during thermal contraction.
- a flip-chip semiconductor package employs advanced packaging technology, which differs from a conventional BGA semiconductor package mainly in that, a semiconductor chip is disposed in the flip-chip semiconductor package in an upside down manner. That is, an active side of the semiconductor chip having a plurality of electronic circuits and electronic elements mounted thereon faces toward a substrate, and is electrically connected to the substrate by a plurality of solder bumps. Then, an underfilling process is performed to underfill gaps between the adjacent solder bumps with an insulative adhesive, for allowing the semiconductor chip to be firmly disposed on the substrate.
- Such a flip-chip semiconductor package is advantageous with no need of space-occupying bonding wires for providing the electrical connection for the semiconductor chip. This therefore effectively reduces overall thickness of the flip-chip semiconductor package as desired for a low profile demand.
- a substrate In order to improve both performance and capacity for a single semiconductor package, a substrate can be enlarged in surface area for incorporating more semiconductor chips, or a semiconductor chip can be increased in size for sufficiently accommodating a larger number of electronic elements thereon.
- CTE coefficient of thermal expansion
- solder bumps 15 This further causes the solder bumps 15 to be delaminated or cracked from the substrate 10 , and even impedes the adhesive flow in a subsequent underfilling process, thereby possibly resulting in void formation. As such, the reliability concern for the packaged product is greatly increased.
- U.S. Pat. No. 6,020,221 discloses a fabrication method for preventing substrate warpage from occurrence.
- a stiffener member made of metal such as copper is disposed around the semiconductor chip 11 on the large sized substrate 10 , so as to reinforce the resistance of the substrate 10 to thermal contracting stress, and prevent the substrate 10 from deforming in response to the thermal stress in subsequent processes.
- the stiffener member 12 greatly increases the weight of the packaged product, which is not preferable for a low profile demand. Further, the stiffener member 12 is adhered to the substrate 10 , and this additional adhering process increases the complexity and cost in fabrication.
- U.S. Pat. No. 5,844,319 discloses the use of a collar 13 , which has a smaller CTE than that of the substrate 10 and is disposed around the chip 11 on the substrate 10 , as shown in FIGS. 3A and 3B.
- the collar 13 is used to absorb the difference in thermal stress between the chip 11 and the substrate 10 , so as to maintain the planarity of the substrate 10 and protect solder joints 14 from damage, and further allow maintenance or rework to be easily performed for the chip with no need of the underfilling process.
- the gaps between the adjacent solder bumps 15 are not blocked by the insulative adhesive, thereby easily resulting in improper electrical contact and short circuit; further, the chip and the substrate may suffer structural cracking and electricity loss in a high temperature process.
- a primary objective of the present invention is to provide a flip chip semiconductor package, in which an adhesive compound having a larger coefficient of thermal expansion than that of a substrate is used to form an adhesive dam around a semiconductor chip on the substrate, so as to maintain the substrate planarity and structural intactness of the semiconductor chip.
- the use of the adhesive dam instead of a metal stiffener member, does not increase the overall weight of semiconductor the package, and eliminates the need of an additional adhering process for disposing the stiffener member, so that fabrication cost can be reduced.
- a gap between the semiconductor chip and the substrate is filled with an insulative adhesive, in an effort to prevent improper electrical contact between adjacent solder bumps, and improve bonding quality of the solder bumps, as well as avoid structural cracking for the semiconductor chip and the substrate in a high temperature environment.
- the present invention proposes a flip-chip semiconductor package, comprising a substrate predefined with a chip bonding area for mounting a semiconductor chip thereon; a larger sized semiconductor chip having its active surface facing toward the substrate and electrically connected to the substrate by a plurality of solder bumps; a dam structure formed around the chip and made of an adhesive compound having larger coefficient of thermal expansion of that of the substrate; an insulative adhesive for filling a gap between the chip and the substrate, and for encapsulating the solder bumps; a plurality of solder balls implanted on a back side of the substrate for electrically connecting the substrate to external devices; and an encapsulant for encapsulating the chip.
- the dam structure of the invention Compared to a conventional metal stiffener member for increasing resistance for a substrate to thermal stress, the dam structure of the invention not only reduces overall weight of the semiconductor package, but also eliminates the need of an additional adhering process for use with the metal stiffener member, so that the fabrication cost can be reduced.
- gaps between the adjacent solder bumps are filled with the insulative adhesive by using a conventional dispensing process; this can prevent the adjacent solder bumps from electrically coming into contact with each other, and also help dissipate thermal stress between the substrate and the semiconductor chip. Therefore, bonding reliability of the solder bumps can be assured, and the substrate and the semiconductor chip can be prevented from structurally cracking at a high temperature in subsequent fabrication processes.
- FIG. 1 is a sectional view of a conventional large sized semiconductor package with a warped substrate
- FIG. 2 is a sectional view of a conventional large sized semiconductor package with a stiffener member
- FIGS. 3A and 3B are respectively a top view and a sectional view of a conventional semiconductor package with a collar;
- FIG. 4 is a sectional view of a semiconductor package of a first preferred embodiment of the invention.
- FIGS. 5 A- 5 F are schematic diagrams depicting the steps involved in fabricating a semiconductor package of the invention.
- FIG. 6 is a top view of a semiconductor package of a second preferred embodiment of the invention.
- FIG. 7 is a top view of a semiconductor package of a third preferred embodiment of the invention.
- FIG. 8 is a sectional view of a semiconductor package of a fourth preferred embodiment of the invention.
- FIG. 9 is a sectional view of a semiconductor package of a fifth preferred embodiment of the invention.
- FIG. 10 is a sectional view of another semiconductor package of a fifth preferred embodiment of the invention.
- a flip chip semiconductor package of a first embodiment of the invention is described as follows with reference to FIGS. 4 and 5A- 5 F.
- FIG. 4 Illustrated in FIG. 4 is a sectional view of the flip chip semiconductor package of the invention.
- the semiconductor package 2 of the first embodiment comprises a large sized substrate 20 having a chip bonding area 202 for mounting a large sized semiconductor chip 21 thereon, and electrically connected to the semiconductor chip 21 by a plurality of solder bumps 22 ; an adhesive dam 203 surrounding the semiconductor chip 21 , and made of an adhesive compound having a larger coefficient of thermal expansion (CTE) than that of the substrate 20 ; an insulative adhesive 23 for filling a gap between the semiconductor chip 21 and the substrate 20 , for encapsulating the solder bumps 22 ; a plurality of solder balls 24 for electrically connecting the substrate 20 to external devices; and an encapsulant 25 for encapsulating the semiconductor chip 21 .
- CTE coefficient of thermal expansion
- a large sized substrate 20 (referred to a substrate larger in size than 35 ⁇ 35 mm 2 ) has a front side 200 and an opposing back side 201 .
- An adhesive compound e.g. epoxy resin with a CTE of 25 ppm/° C., greater in CTE than the substrate 20 is used to form an adhesive dam 203 by using a conventional dispensing process, in a manner that the adhesive dam 203 surrounds and is spaced apart from the chip bonding area 202 by a pathway 204 with a certain width used for adhesive injection in an underfilling process.
- the type, applying area on the substrate and usage amount of the adhesive compound depend on the surface area and CTE of the substrate.
- a large sized substrate is made of an organic material such as polyimide resin, bismaleimidetriazine, epoxy resin, or triazine resin.
- the larger the CTE or size of a substrate the greater the degree of warpage; thus an adhesive compound having an even higher CTE (i.e. greater contraction degree) is desired.
- a large sized semiconductor chip 21 (referred to a semiconductor chip larger in size than 15 mm ⁇ 15 mm) has an active surface 210 and an opposing non-active surface 211 .
- On the active surface 210 there are formed a plurality of bonding pads 212 and a plurality of solder bumps 22 , wherein, after disposing the solder bumps 22 on the chip bonding area 202 , a solder reflow process is performed for electrically connecting the solder bumps 22 to the substrate 20 .
- the adhesive dam 203 surrounding the semiconductor chip 21 thermally contracts more rapidly due to its larger CTE (as indicated by arrows in the drawing). This therefore provides a stronger contraction force to counteract excessive thermal stress of the substrate 20 (as indicated by arrows in the drawing).
- planarity of the semiconductor chip 21 and the substrate 20 , and bonding reliability of the solder bumps 22 can be assured, as well as quality of performing subsequent fabrication processes (such as underfilling process) for the semiconductor package can be improved.
- an insulative adhesive 23 is injected by using a conventional dispenser 27 into the pathway 204 between the semiconductor chip 21 and the adhesive dam 203 , so as to fill a gap 28 between the semiconductor chip 21 and the substrate 20 and encapsulate the solder bumps 22 .
- This underfilling process is capable of preventing the adjacent solder bumps 22 from electrically coming into contact with each other, and dissipating thermal stress between the substrate 20 and the semiconductor chip 21 , so as to maintain structural intactness for both the substrate 20 and the semiconductor chip 21 at a high temperature.
- a molding process is performed in a manner that the semiconductor package 2 is placed in a mold 29 , and a molding resin (not shown) is injected into the mold 29 at a high temperature for forming an encapsulant 25 that encapsulates the semiconductor chip 21 .
- a conventional ball implanting process is employed for implanting a plurality of solder balls 24 on the back side 201 of the substrate 20 , so as to electrically connect the substrate 20 to external devices. This therefore completes the fabrication of the semiconductor package 2 of the invention, as shown in FIG. 4.
- the adhesive dam 203 can function in counteracting the excessive thermal stress of the substrate 20 in the molding process and the solder reflow process, the planarity of the substrate as well as the quality and reliability of the solder ball implantation can all be effectively assured.
- FIG. 6 illustrates a top view of a flip chip semiconductor package of a second embodiment of the invention.
- the semiconductor package 3 of the second embodiment is structurally identical to that of the first embodiment, with the only difference in that, in the semiconductor package 3 , a semiconductor chip 31 is used as the center of a circle for forming a circular adhesive dam 30 - 3 around the semiconductor chip 31 on peripheral area of a substrate 30 , allowing underfilling adhesive 33 together with the semiconductor chip 31 to be included within the adhesive dam 303 .
- Such a circular adhesive dam 303 is symmetrically distributed around the semiconductor chip 31 , thereby making the substrate 30 sustain equal contraction force of the adhesive dam 303 at either of two sides thereof, and thus planarity of the substrate 30 can be well maintained.
- FIG. 7 illustrates a top view of a flip chip semiconductor package of a third embodiment of the invention
- the third embodiment is structurally and functionally identical to the foregoing first and second embodiments, with the only difference in that an adhesive dam 303 of this embodiment is formed as two strips positioned on peripheral area at two sides of a substrate, respectively.
- an adhesive dam 303 of this embodiment is formed as two strips positioned on peripheral area at two sides of a substrate, respectively.
- planarity of the substrate can be well maintained.
- a fourth embodiment of the invention is identical to the foregoing first embodiment in structure and fabrication for the semiconductor package, with the only difference in that a semiconductor chip 31 is fabricated in a direct exposing manner in this embodiment.
- an underfilling process is performed for encapsulating an active surface 310 of the semiconductor chip 31 with no need of a subsequent molding process. This therefore reduces the fabrication cost, and allows a non-active surface 311 of the semiconductor chip 31 to be directly exposed to the atmosphere, so that a heat dissipating path is shortened for facilitating dissipation of heat generated by the semiconductor chip 31 .
- the flip chip semiconductor package of the invention can also incorporate a heat sink for increasing heat dissipating efficiency.
- the semiconductor package of the fifth embodiment is structurally identical to that of the first embodiment, with the only difference in that a heat sink 36 of this embodiment is directly or indirectly disposed on a semiconductor chip 31 , in consideration of overall thickness of the semiconductor package and the heat dissipating efficiency of the semiconductor chip 31 .
- the heat sink 36 does not interfere with an adhesive dam 303 formed on a substrate 30 , and planarity of the substrate 30 disposed with the heat sink 36 can still be well maintained due to thermal contraction of the adhesive dam 303 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
Description
- The present invention relates to flip chip semiconductor packages, and more particularly, to a flip chip semiconductor package in the use of an adhesive larger in contractibility during thermal contraction.
- A flip-chip semiconductor package employs advanced packaging technology, which differs from a conventional BGA semiconductor package mainly in that, a semiconductor chip is disposed in the flip-chip semiconductor package in an upside down manner. That is, an active side of the semiconductor chip having a plurality of electronic circuits and electronic elements mounted thereon faces toward a substrate, and is electrically connected to the substrate by a plurality of solder bumps. Then, an underfilling process is performed to underfill gaps between the adjacent solder bumps with an insulative adhesive, for allowing the semiconductor chip to be firmly disposed on the substrate. Such a flip-chip semiconductor package is advantageous with no need of space-occupying bonding wires for providing the electrical connection for the semiconductor chip. This therefore effectively reduces overall thickness of the flip-chip semiconductor package as desired for a low profile demand.
- In order to improve both performance and capacity for a single semiconductor package, a substrate can be enlarged in surface area for incorporating more semiconductor chips, or a semiconductor chip can be increased in size for sufficiently accommodating a larger number of electronic elements thereon. However, as shown in FIG. 1, in a solder reflow process for bonding
solder bumps 15 and in a cooling process after curing, due to a significant difference in coefficient of thermal expansion (CTE) between a large sized substrate 10 (35×35 mm2) and a large sized semiconductor chip 11 (15×15 mm2), thesubstrate 10 having a relatively greater CTE thermally contracts more rapidly than thechip 11, and accordingly thesubstrate 10 is warped with its planarity reduced. This further causes thesolder bumps 15 to be delaminated or cracked from thesubstrate 10, and even impedes the adhesive flow in a subsequent underfilling process, thereby possibly resulting in void formation. As such, the reliability concern for the packaged product is greatly increased. - In order to eliminate the above-mentioned drawbacks, U.S. Pat. No. 6,020,221 discloses a fabrication method for preventing substrate warpage from occurrence. As shown in FIG. 2, a stiffener member made of metal such as copper is disposed around the
semiconductor chip 11 on the large sizedsubstrate 10, so as to reinforce the resistance of thesubstrate 10 to thermal contracting stress, and prevent thesubstrate 10 from deforming in response to the thermal stress in subsequent processes. However, thestiffener member 12 greatly increases the weight of the packaged product, which is not preferable for a low profile demand. Further, thestiffener member 12 is adhered to thesubstrate 10, and this additional adhering process increases the complexity and cost in fabrication. - Alternatively, U.S. Pat. No. 5,844,319 discloses the use of a
collar 13, which has a smaller CTE than that of thesubstrate 10 and is disposed around thechip 11 on thesubstrate 10, as shown in FIGS. 3A and 3B. In the solder-reflow process, thecollar 13 is used to absorb the difference in thermal stress between thechip 11 and thesubstrate 10, so as to maintain the planarity of thesubstrate 10 and protectsolder joints 14 from damage, and further allow maintenance or rework to be easily performed for the chip with no need of the underfilling process. However, in no use of the underfilling process, the gaps between theadjacent solder bumps 15 are not blocked by the insulative adhesive, thereby easily resulting in improper electrical contact and short circuit; further, the chip and the substrate may suffer structural cracking and electricity loss in a high temperature process. - A primary objective of the present invention is to provide a flip chip semiconductor package, in which an adhesive compound having a larger coefficient of thermal expansion than that of a substrate is used to form an adhesive dam around a semiconductor chip on the substrate, so as to maintain the substrate planarity and structural intactness of the semiconductor chip. Moreover, the use of the adhesive dam, instead of a metal stiffener member, does not increase the overall weight of semiconductor the package, and eliminates the need of an additional adhering process for disposing the stiffener member, so that fabrication cost can be reduced. In addition, in the flip chip semiconductor package, a gap between the semiconductor chip and the substrate is filled with an insulative adhesive, in an effort to prevent improper electrical contact between adjacent solder bumps, and improve bonding quality of the solder bumps, as well as avoid structural cracking for the semiconductor chip and the substrate in a high temperature environment.
- In accordance with the foregoing and other objectives, the present invention proposes a flip-chip semiconductor package, comprising a substrate predefined with a chip bonding area for mounting a semiconductor chip thereon; a larger sized semiconductor chip having its active surface facing toward the substrate and electrically connected to the substrate by a plurality of solder bumps; a dam structure formed around the chip and made of an adhesive compound having larger coefficient of thermal expansion of that of the substrate; an insulative adhesive for filling a gap between the chip and the substrate, and for encapsulating the solder bumps; a plurality of solder balls implanted on a back side of the substrate for electrically connecting the substrate to external devices; and an encapsulant for encapsulating the chip.
- Since a conventional solder reflow process is employed for bonding the solder bumps to the substrate, it is not further detailed herein. It is to be noted that, during variation from high to low temperature in the solder reflow process, the substrate deforms more rapidly and to a greater extent than the semiconductor chip, and thus the dam structure needs to have more extensive deformation and produce a greater contraction force for counteracting excessive thermal stress of the substrate. As the result, planarity and structural intactness can be well maintained for the substrate and the semiconductor chip, as well as bonding quality of the solder bumps can be assured. Compared to a conventional metal stiffener member for increasing resistance for a substrate to thermal stress, the dam structure of the invention not only reduces overall weight of the semiconductor package, but also eliminates the need of an additional adhering process for use with the metal stiffener member, so that the fabrication cost can be reduced.
- Moreover, gaps between the adjacent solder bumps are filled with the insulative adhesive by using a conventional dispensing process; this can prevent the adjacent solder bumps from electrically coming into contact with each other, and also help dissipate thermal stress between the substrate and the semiconductor chip. Therefore, bonding reliability of the solder bumps can be assured, and the substrate and the semiconductor chip can be prevented from structurally cracking at a high temperature in subsequent fabrication processes.
- The present invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings, wherein:
- FIG. 1 (PRIOR ART) is a sectional view of a conventional large sized semiconductor package with a warped substrate;
- FIG. 2 (PRIOR ART) is a sectional view of a conventional large sized semiconductor package with a stiffener member;
- FIGS. 3A and 3B (PRIOR ART) are respectively a top view and a sectional view of a conventional semiconductor package with a collar;
- FIG. 4 is a sectional view of a semiconductor package of a first preferred embodiment of the invention;
- FIGS.5A-5F are schematic diagrams depicting the steps involved in fabricating a semiconductor package of the invention;
- FIG. 6 is a top view of a semiconductor package of a second preferred embodiment of the invention;
- FIG. 7 is a top view of a semiconductor package of a third preferred embodiment of the invention;
- FIG. 8 is a sectional view of a semiconductor package of a fourth preferred embodiment of the invention;
- FIG. 9 is a sectional view of a semiconductor package of a fifth preferred embodiment of the invention; and
- FIG. 10 is a sectional view of another semiconductor package of a fifth preferred embodiment of the invention.
- First Preferred Embodiment
- A flip chip semiconductor package of a first embodiment of the invention is described as follows with reference to FIGS. 4 and 5A-5F.
- Illustrated in FIG. 4 is a sectional view of the flip chip semiconductor package of the invention. The
semiconductor package 2 of the first embodiment comprises a large sizedsubstrate 20 having achip bonding area 202 for mounting a large sizedsemiconductor chip 21 thereon, and electrically connected to thesemiconductor chip 21 by a plurality ofsolder bumps 22; anadhesive dam 203 surrounding thesemiconductor chip 21, and made of an adhesive compound having a larger coefficient of thermal expansion (CTE) than that of thesubstrate 20; aninsulative adhesive 23 for filling a gap between thesemiconductor chip 21 and thesubstrate 20, for encapsulating thesolder bumps 22; a plurality ofsolder balls 24 for electrically connecting thesubstrate 20 to external devices; and anencapsulant 25 for encapsulating thesemiconductor chip 21. - Referring first to FIGS. 5A (top view) and5B (sectional view), a large sized substrate 20 (referred to a substrate larger in size than 35×35 mm2) has a
front side 200 and anopposing back side 201. On thefront side 200 there is predefined achip bonding area 202. An adhesive compound, e.g. epoxy resin with a CTE of 25 ppm/° C., greater in CTE than thesubstrate 20 is used to form anadhesive dam 203 by using a conventional dispensing process, in a manner that theadhesive dam 203 surrounds and is spaced apart from thechip bonding area 202 by apathway 204 with a certain width used for adhesive injection in an underfilling process. The type, applying area on the substrate and usage amount of the adhesive compound depend on the surface area and CTE of the substrate. Generally a large sized substrate is made of an organic material such as polyimide resin, bismaleimidetriazine, epoxy resin, or triazine resin. The larger the CTE or size of a substrate, the greater the degree of warpage; thus an adhesive compound having an even higher CTE (i.e. greater contraction degree) is desired. - Referring to FIG. 5C, a large sized semiconductor chip21 (referred to a semiconductor chip larger in size than 15 mm×15 mm) has an
active surface 210 and an opposingnon-active surface 211. On theactive surface 210, there are formed a plurality ofbonding pads 212 and a plurality ofsolder bumps 22, wherein, after disposing thesolder bumps 22 on thechip bonding area 202, a solder reflow process is performed for electrically connecting thesolder bumps 22 to thesubstrate 20. - Referring to FIG. 5D, after completing the high temperature solder reflow process, in a cooling process, the
adhesive dam 203 surrounding thesemiconductor chip 21 thermally contracts more rapidly due to its larger CTE (as indicated by arrows in the drawing). This therefore provides a stronger contraction force to counteract excessive thermal stress of the substrate 20 (as indicated by arrows in the drawing). As a result, planarity of thesemiconductor chip 21 and thesubstrate 20, and bonding reliability of the solder bumps 22 can be assured, as well as quality of performing subsequent fabrication processes (such as underfilling process) for the semiconductor package can be improved. - Referring to FIG. 5E, after completing the electrical connection of the solder bumps22 to the
substrate 20, aninsulative adhesive 23 is injected by using aconventional dispenser 27 into thepathway 204 between thesemiconductor chip 21 and theadhesive dam 203, so as to fill agap 28 between thesemiconductor chip 21 and thesubstrate 20 and encapsulate the solder bumps 22. This underfilling process is capable of preventing the adjacent solder bumps 22 from electrically coming into contact with each other, and dissipating thermal stress between thesubstrate 20 and thesemiconductor chip 21, so as to maintain structural intactness for both thesubstrate 20 and thesemiconductor chip 21 at a high temperature. - Referring to FIG. 5F, after completing the underfilling process, a molding process is performed in a manner that the
semiconductor package 2 is placed in amold 29, and a molding resin (not shown) is injected into themold 29 at a high temperature for forming anencapsulant 25 that encapsulates thesemiconductor chip 21. Then, a conventional ball implanting process is employed for implanting a plurality ofsolder balls 24 on theback side 201 of thesubstrate 20, so as to electrically connect thesubstrate 20 to external devices. This therefore completes the fabrication of thesemiconductor package 2 of the invention, as shown in FIG. 4. - In conclusion, as the
adhesive dam 203 can function in counteracting the excessive thermal stress of thesubstrate 20 in the molding process and the solder reflow process, the planarity of the substrate as well as the quality and reliability of the solder ball implantation can all be effectively assured. - Second Preferred Embodiment
- FIG. 6 illustrates a top view of a flip chip semiconductor package of a second embodiment of the invention. The
semiconductor package 3 of the second embodiment is structurally identical to that of the first embodiment, with the only difference in that, in thesemiconductor package 3, asemiconductor chip 31 is used as the center of a circle for forming a circular adhesive dam 30-3 around thesemiconductor chip 31 on peripheral area of asubstrate 30, allowing underfilling adhesive 33 together with thesemiconductor chip 31 to be included within theadhesive dam 303. Such a circularadhesive dam 303 is symmetrically distributed around thesemiconductor chip 31, thereby making thesubstrate 30 sustain equal contraction force of theadhesive dam 303 at either of two sides thereof, and thus planarity of thesubstrate 30 can be well maintained. - Third Preferred Embodiment
- FIG. 7 illustrates a top view of a flip chip semiconductor package of a third embodiment of the invention The third embodiment is structurally and functionally identical to the foregoing first and second embodiments, with the only difference in that an
adhesive dam 303 of this embodiment is formed as two strips positioned on peripheral area at two sides of a substrate, respectively. As described above in the second embodiment, since theadhesive dam 303 is symmetrically distributed at two sides of a semiconductor chip, thus planarity of the substrate can be well maintained. - Fourth Preferred Embodiment
- As shown in FIG. 8, a fourth embodiment of the invention is identical to the foregoing first embodiment in structure and fabrication for the semiconductor package, with the only difference in that a
semiconductor chip 31 is fabricated in a direct exposing manner in this embodiment. After disposing thesemiconductor chip 31 on asubstrate 30 in a flip-chip manner, an underfilling process is performed for encapsulating anactive surface 310 of thesemiconductor chip 31 with no need of a subsequent molding process. This therefore reduces the fabrication cost, and allows anon-active surface 311 of thesemiconductor chip 31 to be directly exposed to the atmosphere, so that a heat dissipating path is shortened for facilitating dissipation of heat generated by thesemiconductor chip 31. - Fifth Preferred Embodiment
- The flip chip semiconductor package of the invention can also incorporate a heat sink for increasing heat dissipating efficiency. As shown in FIGS. 9 and 10, the semiconductor package of the fifth embodiment is structurally identical to that of the first embodiment, with the only difference in that a
heat sink 36 of this embodiment is directly or indirectly disposed on asemiconductor chip 31, in consideration of overall thickness of the semiconductor package and the heat dissipating efficiency of thesemiconductor chip 31. Theheat sink 36 does not interfere with anadhesive dam 303 formed on asubstrate 30, and planarity of thesubstrate 30 disposed with theheat sink 36 can still be well maintained due to thermal contraction of theadhesive dam 303. - The invention has been described using exemplary preferred embodiments. However, it is to be understood that the scope of the invention is not limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements. The scope of the claims, therefore, should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
Claims (19)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW90104830 | 2001-03-02 | ||
TW90104830 | 2001-03-02 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020121705A1 true US20020121705A1 (en) | 2002-09-05 |
US6459144B1 US6459144B1 (en) | 2002-10-01 |
Family
ID=21677515
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/973,611 Expired - Lifetime US6459144B1 (en) | 2001-03-02 | 2001-10-09 | Flip chip semiconductor package |
Country Status (1)
Country | Link |
---|---|
US (1) | US6459144B1 (en) |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040080033A1 (en) * | 2002-04-09 | 2004-04-29 | Advanced Semiconductor Engineering Inc. | Flip chip assembly and method for producing the same |
US20040150118A1 (en) * | 2003-02-03 | 2004-08-05 | Nec Electronics Corporation | Warp-suppressed semiconductor device |
US20040241323A1 (en) * | 2003-05-29 | 2004-12-02 | 3M Innovative Properties Company | Method for applying adhesive to a substrate |
US20040241395A1 (en) * | 2003-05-29 | 2004-12-02 | 3M Innovative Properties Company | Method of modifying a surface of a substrate and articles therefrom |
US20040241396A1 (en) * | 2003-05-29 | 2004-12-02 | 3M Innovative Properties Company | Method of modifying a surface of a substrate and articles therefrom |
US20050090050A1 (en) * | 2003-01-23 | 2005-04-28 | St Assembly Test Services Ltd. | Stacked semiconductor packages |
WO2005045931A3 (en) * | 2003-11-06 | 2005-08-11 | Infineon Technologies Ag | Semiconductor chip having flip-chip contacts and method for producing the same |
US6969166B2 (en) | 2003-05-29 | 2005-11-29 | 3M Innovative Properties Company | Method for modifying the surface of a substrate |
US20070097650A1 (en) * | 2004-03-31 | 2007-05-03 | Intel Corporation | Electronic packaging apparatus and method |
US20090001564A1 (en) * | 2007-06-29 | 2009-01-01 | Stewart Ongchin | Package substrate dynamic pressure structure |
US20100171212A1 (en) * | 2009-01-05 | 2010-07-08 | Jen-Chung Chen | Semiconductor package structure with protection bar |
US20110215194A1 (en) * | 2010-03-03 | 2011-09-08 | Hispano Suiza | Electronic power module for an aircraft actuator |
US20140131877A1 (en) * | 2012-11-09 | 2014-05-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stress relief structures in package assemblies |
CN105789065A (en) * | 2016-04-08 | 2016-07-20 | 广东欧珀移动通信有限公司 | Chip package structure and preparation method thereof, and terminal device comprising the same |
US9406579B2 (en) | 2012-05-14 | 2016-08-02 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of controlling warpage in semiconductor package |
US20160315027A1 (en) * | 2015-04-23 | 2016-10-27 | Samsung Electro-Mechanics Co., Ltd. | Semiconductor package and method of manufacturing the same |
US20180226273A1 (en) * | 2017-01-31 | 2018-08-09 | Skyworks Solutions, Inc. | Control of under-fill using a dam on a packaging substrate for a dual-sided ball grid array package |
US10504824B1 (en) * | 2018-09-21 | 2019-12-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and method |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7164192B2 (en) * | 2003-02-10 | 2007-01-16 | Skyworks Solutions, Inc. | Semiconductor die package with reduced inductance and reduced die attach flow out |
TW565011U (en) * | 2003-04-09 | 2003-12-01 | Via Tech Inc | Flip-chip package substrate |
TWI315094B (en) * | 2003-04-25 | 2009-09-21 | Advanced Semiconductor Eng | Flip chip package |
US6933173B2 (en) * | 2003-05-30 | 2005-08-23 | Texas Instruments Incorporated | Method and system for flip chip packaging |
US7061085B2 (en) * | 2003-09-19 | 2006-06-13 | Micron Technology, Inc. | Semiconductor component and system having stiffener and circuit decal |
US6809423B1 (en) * | 2003-11-19 | 2004-10-26 | Delphi Technologies, Inc. | Electronic module |
JP4254527B2 (en) * | 2003-12-24 | 2009-04-15 | 株式会社デンソー | Semiconductor device |
US7553680B2 (en) * | 2004-08-09 | 2009-06-30 | Delphi Technologies, Inc. | Methods to provide and expose a diagnostic connector on overmolded electronic packages |
US7138300B2 (en) * | 2004-09-22 | 2006-11-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structural design for flip-chip assembly |
JP2006100385A (en) | 2004-09-28 | 2006-04-13 | Rohm Co Ltd | Semiconductor device |
US11842972B2 (en) | 2004-09-28 | 2023-12-12 | Rohm Co., Ltd. | Semiconductor device with a semiconductor chip connected in a flip chip manner |
US7148560B2 (en) * | 2005-01-25 | 2006-12-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | IC chip package structure and underfill process |
WO2007037055A1 (en) * | 2005-09-29 | 2007-04-05 | Nec Corporation | Semiconductor package, substrate, electronic device using such semiconductor package or substrate, and method for correcting warping of semiconductor package |
US7622327B2 (en) * | 2006-03-30 | 2009-11-24 | Intel Corporation | Covered devices in a semiconductor package |
TW200741902A (en) * | 2006-04-17 | 2007-11-01 | Siliconware Precision Industries Co Ltd | Semiconductor package and, chip carrier thereof and method for fabricating the same |
KR100762354B1 (en) * | 2006-09-11 | 2007-10-12 | 주식회사 네패스 | Flip chip semiconductor package and fabrication method thereof |
DE102006060411B3 (en) * | 2006-12-20 | 2008-07-10 | Infineon Technologies Ag | Chip module and method for producing a chip module |
JP5211493B2 (en) * | 2007-01-30 | 2013-06-12 | 富士通セミコンダクター株式会社 | Wiring substrate and semiconductor device |
JP4438006B2 (en) * | 2007-03-30 | 2010-03-24 | Okiセミコンダクタ株式会社 | Semiconductor device and manufacturing method of semiconductor device |
FR2919426B1 (en) * | 2007-07-23 | 2009-12-11 | Commissariat Energie Atomique | PROCESS FOR COATING TWO HYBRID ELEMENTS BETWEEN THEM USING A BRASURE MATERIAL |
US20090091021A1 (en) * | 2007-10-03 | 2009-04-09 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method of manufacturing the same |
US9147665B2 (en) * | 2007-11-06 | 2015-09-29 | Fairchild Semiconductor Corporation | High bond line thickness for semiconductor devices |
US8313984B2 (en) | 2008-03-19 | 2012-11-20 | Ati Technologies Ulc | Die substrate with reinforcement structure |
US8021930B2 (en) * | 2009-08-12 | 2011-09-20 | Stats Chippac, Ltd. | Semiconductor device and method of forming dam material around periphery of die to reduce warpage |
US8143110B2 (en) * | 2009-12-23 | 2012-03-27 | Intel Corporation | Methods and apparatuses to stiffen integrated circuit package |
TWI424388B (en) * | 2010-04-30 | 2014-01-21 | Au Optronics Corp | Flexible display and fabricating method thereof |
US8748233B2 (en) | 2011-06-21 | 2014-06-10 | Stats Chippac Ltd. | Integrated circuit packaging system with underfill and method of manufacture thereof |
KR102065648B1 (en) | 2013-08-14 | 2020-01-13 | 삼성전자주식회사 | Semiconductor package |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0258357A (en) * | 1988-08-24 | 1990-02-27 | Hitachi Ltd | Pin grid array type semiconductor device |
JP2819426B2 (en) * | 1990-06-14 | 1998-10-30 | 東レ・ダウコーニング・シリコーン株式会社 | Resin-sealed semiconductor device |
JPH04242942A (en) * | 1991-01-08 | 1992-08-31 | Seiko Instr Inc | Semiconductor device |
JP2902497B2 (en) * | 1991-03-29 | 1999-06-07 | 東芝ライテック株式会社 | Manufacturing method of hybrid integrated circuit board |
US5386342A (en) * | 1992-01-30 | 1995-01-31 | Lsi Logic Corporation | Rigid backplane formed from a moisture resistant insulative material used to protect a semiconductor device |
JP3255763B2 (en) * | 1993-07-06 | 2002-02-12 | オリンパス光学工業株式会社 | Endoscope |
US5336931A (en) * | 1993-09-03 | 1994-08-09 | Motorola, Inc. | Anchoring method for flow formed integrated circuit covers |
JPH07254840A (en) * | 1994-03-15 | 1995-10-03 | Murata Mfg Co Ltd | Surface acoustic wave device |
US6347037B2 (en) * | 1994-04-28 | 2002-02-12 | Fujitsu Limited | Semiconductor device and method of forming the same |
US5436203A (en) * | 1994-07-05 | 1995-07-25 | Motorola, Inc. | Shielded liquid encapsulated semiconductor device and method for making the same |
US5936310A (en) * | 1996-11-12 | 1999-08-10 | Micron Technology, Inc. | De-wetting material for glob top applications |
US6020221A (en) | 1996-12-12 | 2000-02-01 | Lsi Logic Corporation | Process for manufacturing a semiconductor device having a stiffener member |
US5844319A (en) | 1997-03-03 | 1998-12-01 | Motorola Corporation | Microelectronic assembly with collar surrounding integrated circuit component on a substrate |
US5942798A (en) * | 1997-11-24 | 1999-08-24 | Stmicroelectronics, Inc. | Apparatus and method for automating the underfill of flip-chip devices |
JP3565090B2 (en) * | 1998-07-06 | 2004-09-15 | セイコーエプソン株式会社 | Method for manufacturing semiconductor device |
-
2001
- 2001-10-09 US US09/973,611 patent/US6459144B1/en not_active Expired - Lifetime
Cited By (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040080033A1 (en) * | 2002-04-09 | 2004-04-29 | Advanced Semiconductor Engineering Inc. | Flip chip assembly and method for producing the same |
US20050090050A1 (en) * | 2003-01-23 | 2005-04-28 | St Assembly Test Services Ltd. | Stacked semiconductor packages |
US7309913B2 (en) * | 2003-01-23 | 2007-12-18 | St Assembly Test Services Ltd. | Stacked semiconductor packages |
US20040150118A1 (en) * | 2003-02-03 | 2004-08-05 | Nec Electronics Corporation | Warp-suppressed semiconductor device |
US8324718B2 (en) | 2003-02-03 | 2012-12-04 | Renesas Electronics Corporation | Warp-suppressed semiconductor device |
US7728440B2 (en) * | 2003-02-03 | 2010-06-01 | Nec Electronics Corporation | Warp-suppressed semiconductor device |
US20040241395A1 (en) * | 2003-05-29 | 2004-12-02 | 3M Innovative Properties Company | Method of modifying a surface of a substrate and articles therefrom |
US6969166B2 (en) | 2003-05-29 | 2005-11-29 | 3M Innovative Properties Company | Method for modifying the surface of a substrate |
WO2004106448A1 (en) * | 2003-05-29 | 2004-12-09 | 3M Innovative Properties Company | Method for applying adhesive to a substrate |
US20040241396A1 (en) * | 2003-05-29 | 2004-12-02 | 3M Innovative Properties Company | Method of modifying a surface of a substrate and articles therefrom |
US20040241323A1 (en) * | 2003-05-29 | 2004-12-02 | 3M Innovative Properties Company | Method for applying adhesive to a substrate |
WO2005045931A3 (en) * | 2003-11-06 | 2005-08-11 | Infineon Technologies Ag | Semiconductor chip having flip-chip contacts and method for producing the same |
US20060270163A1 (en) * | 2003-11-06 | 2006-11-30 | Gerald Ofner | Semiconductor chip with flip chip contacts, and method for producing semiconductor chip with flip chip contacts |
US7768137B2 (en) | 2003-11-06 | 2010-08-03 | Infineon Technologies Ag | Semiconductor chip with flip chip contacts and a passivation layer with varying thickness portions surrounding contact surfaces of the semiconductor chip |
US20070097650A1 (en) * | 2004-03-31 | 2007-05-03 | Intel Corporation | Electronic packaging apparatus and method |
US7672132B2 (en) * | 2004-03-31 | 2010-03-02 | Intel Corporation | Electronic packaging apparatus and method |
US8143721B2 (en) * | 2007-06-29 | 2012-03-27 | Intel Corporation | Package substrate dynamic pressure structure |
US20090001564A1 (en) * | 2007-06-29 | 2009-01-01 | Stewart Ongchin | Package substrate dynamic pressure structure |
US8617921B2 (en) | 2007-06-29 | 2013-12-31 | Intel Corporation | Package substrate dynamic pressure structure |
US9111929B2 (en) | 2007-06-29 | 2015-08-18 | Intel Corporation | Package substrate dynamic pressure structure |
US7923852B2 (en) * | 2009-01-05 | 2011-04-12 | Nanya Technology Corp. | Semiconductor package structure with protection bar |
US20100171212A1 (en) * | 2009-01-05 | 2010-07-08 | Jen-Chung Chen | Semiconductor package structure with protection bar |
US20110215194A1 (en) * | 2010-03-03 | 2011-09-08 | Hispano Suiza | Electronic power module for an aircraft actuator |
US9406579B2 (en) | 2012-05-14 | 2016-08-02 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of controlling warpage in semiconductor package |
US10522477B2 (en) | 2012-11-09 | 2019-12-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of making package assembly including stress relief structures |
US20140131877A1 (en) * | 2012-11-09 | 2014-05-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stress relief structures in package assemblies |
US9312193B2 (en) * | 2012-11-09 | 2016-04-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stress relief structures in package assemblies |
US9818700B2 (en) | 2012-11-09 | 2017-11-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stress relief structures in package assemblies |
US11037887B2 (en) | 2012-11-09 | 2021-06-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of making package assembly including stress relief structures |
US20160315027A1 (en) * | 2015-04-23 | 2016-10-27 | Samsung Electro-Mechanics Co., Ltd. | Semiconductor package and method of manufacturing the same |
US10163746B2 (en) * | 2015-04-23 | 2018-12-25 | Samsung Electro-Mechanics Co., Ltd. | Semiconductor package with improved signal stability and method of manufacturing the same |
CN105789065A (en) * | 2016-04-08 | 2016-07-20 | 广东欧珀移动通信有限公司 | Chip package structure and preparation method thereof, and terminal device comprising the same |
US10679917B2 (en) | 2016-04-08 | 2020-06-09 | Guangdong Oppo Mobile Telecommunications Corp., Ltd. | Chip package structure, terminal device, and method |
US20180226273A1 (en) * | 2017-01-31 | 2018-08-09 | Skyworks Solutions, Inc. | Control of under-fill using a dam on a packaging substrate for a dual-sided ball grid array package |
US10593565B2 (en) | 2017-01-31 | 2020-03-17 | Skyworks Solutions, Inc. | Control of under-fill with a packaging substrate having an integrated trench for a dual-sided ball grid array package |
US10460957B2 (en) | 2017-01-31 | 2019-10-29 | Skyworks Solutions, Inc. | Control of under-fill using an encapsulant for a dual-sided ball grid array package |
US11201066B2 (en) * | 2017-01-31 | 2021-12-14 | Skyworks Solutions, Inc. | Control of under-fill using a dam on a packaging substrate for a dual-sided ball grid array package |
US10504824B1 (en) * | 2018-09-21 | 2019-12-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and method |
US11205612B2 (en) | 2018-09-21 | 2021-12-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and method |
US11495526B2 (en) | 2018-09-21 | 2022-11-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and method |
US11942403B2 (en) | 2018-09-21 | 2024-03-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and method |
Also Published As
Publication number | Publication date |
---|---|
US6459144B1 (en) | 2002-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6459144B1 (en) | Flip chip semiconductor package | |
US7348218B2 (en) | Semiconductor packages and methods of manufacturing thereof | |
US7339278B2 (en) | Cavity chip package | |
US6507104B2 (en) | Semiconductor package with embedded heat-dissipating device | |
US6756684B2 (en) | Flip-chip ball grid array semiconductor package with heat-dissipating device and method for fabricating the same | |
US8368194B1 (en) | Exposed die overmolded flip chip package | |
US9214403B2 (en) | Stacked semiconductor package | |
US6963141B2 (en) | Semiconductor package for efficient heat spreading | |
US6952050B2 (en) | Semiconductor package | |
US20080093733A1 (en) | Chip package and manufacturing method thereof | |
US7138706B2 (en) | Semiconductor device and method for manufacturing the same | |
US20070273019A1 (en) | Semiconductor package, chip carrier structure thereof, and method for fabricating the chip carrier | |
US6429513B1 (en) | Active heat sink for cooling a semiconductor chip | |
US8399985B2 (en) | Mold design and semiconductor package | |
US20070138625A1 (en) | Semiconductor package with heat dissipating structure and method of manufacturing the same | |
US8018072B1 (en) | Semiconductor package having a heat spreader with an exposed exterion surface and a top mold gate | |
US20070178627A1 (en) | Flip-chip semiconductor device and method for fabricating the same | |
US9666506B2 (en) | Heat spreader with wiring substrate for reduced thickness | |
WO2002103793A1 (en) | Semiconductor device and manufacturing method thereof | |
CN101425486A (en) | Flip chip packages with spacers separating heat sinks and substrates | |
US9093486B2 (en) | Molded leadframe substrate semiconductor package | |
US20060097402A1 (en) | Semiconductor device having flip-chip package and method for fabricating the same | |
US20060060952A1 (en) | Heat spreader for non-uniform power dissipation | |
US6699731B2 (en) | Substrate of semiconductor package | |
US7300822B2 (en) | Low warpage flip chip package solution-channel heat spreader |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SILICONWARE PRECISION INDUSTRIES CO., LTD., TAIWAN Free format text: CORRECTIVE ASSIGNMENT TO ADD THIRD INVENTOR'S NAME, PREVIOUSLY RECORDED AT REEL 0112268 FRAME 0337;ASSIGNORS:PU, HAN-PING;CHIU, SHIH-KUANG;LIAO, KENG-YUAN;REEL/FRAME:012597/0922 Effective date: 20010212 Owner name: SILICONWARE PRECISION INDUSTRIES CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PU, HAN-PING;CHIU, SHIH-KUANG;LIAO, KENG-YUAN;REEL/FRAME:012268/0337 Effective date: 20010212 |
|
AS | Assignment |
Owner name: SILICONWARE PRECISION INDUSTRIES CO., LTD., TAIWAN Free format text: RE-RECORD TO ADD THE NAME OF THE FOURTH ASSIGNOR, PREVIOUSLY RECORDED ON REEL 012597 FRAME 0922, ASSIGNOR CONFIRMS THE ASSIGNMENT OF THE ENTIRE INTEREST.;ASSIGNORS:PU, HAN-PING;CHIU, SHIH-KUANG;LIAO, KENG-YUAN;AND OTHERS;REEL/FRAME:012963/0521 Effective date: 20010212 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |