[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US20020017707A1 - Multi-layered integrated semiconductor device incorporating electrically connected integrated circuit chips and monitoring pads - Google Patents

Multi-layered integrated semiconductor device incorporating electrically connected integrated circuit chips and monitoring pads Download PDF

Info

Publication number
US20020017707A1
US20020017707A1 US09/520,312 US52031200A US2002017707A1 US 20020017707 A1 US20020017707 A1 US 20020017707A1 US 52031200 A US52031200 A US 52031200A US 2002017707 A1 US2002017707 A1 US 2002017707A1
Authority
US
United States
Prior art keywords
chip
pad
pads
power supply
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/520,312
Other versions
US6448636B2 (en
Inventor
Yoshiaki Suenaga
Tatsuo Kishino
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ACHLYS TECHNOLOGIES INC.
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Assigned to ROHM CO., LTD. reassignment ROHM CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KISHINO, TATSUO, SUENAGA, YOSHIAKI
Publication of US20020017707A1 publication Critical patent/US20020017707A1/en
Application granted granted Critical
Publication of US6448636B2 publication Critical patent/US6448636B2/en
Anticipated expiration legal-status Critical
Assigned to ACHLYS TECHNOLOGIES INC. reassignment ACHLYS TECHNOLOGIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ROHM CO., LTD.
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Definitions

  • the invention relates to a multi-layered integrated semiconductor device incorporating a multiplicity of electrically connected integrated circuit (IC) chips.
  • FIG. 6 shows such a multi-layered integrated semiconductor device as mentioned above.
  • a first semiconductor IC chip 610 includes a multiplicity of wiring pads 640 on which protruding electrodes or bumps 650 are formed.
  • a second integrated semiconductor IC chip 620 also includes a multiplicity of wiring pads 660 which face corresponding wiring pads 640 of the first IC chip, on which protruding electrodes or bumps 670 are formed to oppose the bumps 650 .
  • the multi-layered integrated IC device 600 of the first and the second semiconductor IC chips 610 and 620 is then wire bonded, by means of wires W, to the wiring pads 680 and external lead terminals T formed on the periphery of the second IC chip 620 , followed by encapsulation by a plastic, thereby forming a single package of the multi-layered integrated IC chips.
  • this integration technique often called chip-on-chip technique, requires no wire bonding in packaging two IC chips into a multi-layered integrated IC device 600 , so that it can be done quickly and permit minimization of the integrated IC device.
  • wiring pads (including the bumps thereof if used) of the upper or first IC chip 610 are connected to the associated wiring pads of the lower or second IC chip 620 , and electrically connected to external terminals T through internal gates of the second IC chip 620 .
  • the invention is directed to a multi-layered integrated semiconductor IC device incorporating a first and a second IC chips connected with each other via a first and a second sets of wiring pads of the first and the second IC chip, respectively, such that pad-to-pad resistances between the associated wiring pads can be externally measured by means of an external measurement device, thereby increasing the reliability of the wiring pad connections.
  • a multi-layered integrated semiconductor device incorporating a first and a second IC chips which are connected with each other via a first set of wiring pads of the first IC chip to a second set of wiring pads of the second IC chip each formed in opposition to a corresponding wiring pad of the first IC chip, the integrated semiconductor device comprising:
  • a first set of distributed monitoring pads formed on said first IC chip, said monitoring pads connected in pairs;
  • the integrated chip has a feature that the pad-to-pad resistances between the wiring pads of the first and the second semiconductor IC chips can be measured directly via the external terminals, they can be tested and removed if it has a faulty connection even after the upper and the lower IC chips are integrated, thereby providing a greater reliability of the products.
  • the pair-wise connected first monitoring pads are preferably formed at the periphery of the first IC chip, so that the wiring pads may be securely formed well on the monitoring pads and have less resistances than the pad-to-pad resistances of the monitoring pads.
  • the pair-wise connected first monitoring pads may alternatively be disposed at the four corners of the first IC chip.
  • the pad-to-pad resistance of a given pair of the wiring pads of the first and the second IC chips can be obtained accurately from the measurements using the four-cornered terminals, because the measured values are proportional to the distances from the four-cornered terminals to the pair. Since the integrated semiconductor device is materially hard and non-deformable, such measurement of pad-to-pad resistances of the wiring pads will not be appreciably affected by the deformation if the measurements are performed at the four corners.
  • one of the pair-wise connected monitoring pads may substitute for the associated wiring pad of the first IC chip, thereby reducing the number and cost of the monitoring pads and external monitoring terminals for the monitoring pads.
  • a multi-layered integrated semiconductor device incorporating a first and a second IC chips which are connected with each other, said integrated semiconductor device comprising:
  • a first power supply pad formed on said first IC chip and connected to a power supply line
  • a first grounding pad formed on said first IC chip and connected to a ground line
  • a first set of wiring pads formed on said first IC chip and connected via diodes to said power supply line and ground line and said first IC chip;
  • a multiplicity of switchable connection circuits formed on said second IC chip for selectively connecting said second wiring pads to either said second IC chip or an external test signal line;
  • This arrangement enables measurement of pad-to-pad resistances of the first and second wiring pads by means of the external test terminals, the power supply terminals, and the grounding terminals.
  • a pad-to-pad resistance of a particular pair of the first and second wiring pad of interest can be directly measured using the power supply terminal connected to the test terminal or power supply pad, and the grounding pad connected to the wiring pad, by selectively connecting an appropriate test terminal to the wiring pad of the second IC chip by means of the switchable connection circuits.
  • Such measurements enables detection and elimination of faulty products to guarantee required quality of the products.
  • a multi-layered integrated semiconductor device incorporating a first and a second IC chips which are connected with each other, said integrated semiconductor device comprising:
  • a first power supply pad formed on said first IC chip and connected to a power supply line;
  • a first grounding pad formed on said first IC chip and connected to a ground line
  • a first set of wiring pads formed on said first IC chip and connected via diodes to said power supply line and ground line and said first IC chip;
  • a multiplicity of buffer circuits formed on said second IC chip for selectively connecting to/disconnecting from said second IC chip said second wiring pads;
  • This arrangement also enables measurements of pad-to-pad resistances of the first and second wiring pads by means of the external test terminals, the power supply terminal, and the grounding terminals.
  • individual pad-to-pad resistances of the first and the second wiring pads can be measured directly from the voltage across an external monitoring terminal connected to the second wiring pads and an external terminal connected to the power supply pad. Such measurement enables detection and elimination of faulty products to guarantee required product quality.
  • pad-to-pad resistances of the wiring pads can be directly and individually evaluated adequately using the external terminals but not using analog switches.
  • FIG. 1 is a block diagram of a first semiconductor device according to the invention.
  • FIG. 2 is a block diagram of a second semiconductor device according to the invention.
  • FIG. 3 is a block diagram showing circuitry connections for a pad-to-pad resistance measurement
  • FIG. 4 is a graphical representation of voltage-current characteristic of the second semiconductor device
  • FIG. 5 is a block diagram of a third semiconductor device of the invention.
  • FIG. 6 is a block diagram of a conventional multi-layered integrated semiconductor device.
  • FIG. 1 is a schematic representation of a first integrated semiconductor device according to the invention, showing the structure thereof in development for ease of understanding of the invention.
  • FIG. 1 there is shown a first semiconductor device 110 having four cornered monitoring pads C 1 - 1 through C 8 - 1 plus ordinary wiring pads.
  • a monitoring pad C 1 - 1 is directly connected with a pad C 2 - 1 , a monitoring pad C 3 - 1 with a pad C 4 - 1 , a pad C 5 - 1 with a pad C 6 - 1 , and a pad C 7 - 1 with a pad C 8 - 1 .
  • a second IC chip 120 also has monitoring pads C 1 - 2 through C 8 - 2 in addition to ordinary wiring pads, all located in opposition to the corresponding monitoring pads C 1 - 1 through C 8 - 1 .
  • the monitoring pads C 1 - 2 through C 8 - 2 are directly connected to respective wiring pads B 1 -B 8 formed at the periphery of the second semiconductor IC chip 120 , which wiring pads B 1 -B 8 are in turn bonded to external terminals T 1 -T 8 by respective wires W 1 -W 8 .
  • the first IC chip 110 is aligned in position with the second IC chip 120 and overlaid on an anisotropic conductive layer lying on the second IC chip 120 , thereby sandwiching the anisotropic conductive layer between the first and the second IC chip.
  • the anisotropic conductive layer is then thermocompressed by the IC chips so as to form electric connections between the corresponding wiring pads of the first and the second IC chip 110 and 120 , respectively.
  • the monitoring pads C 1 - 1 and C 1 - 2 are connected with each other by a section P 1 of the anisotropic conductive layer
  • the monitoring pads C 8 - 1 and C 8 - 2 are connected with each other by a section P 8 of the anisotropic conductive layer.
  • Other wiring pads are similarly connected.
  • the pad-to-pad resistances of these wiring pads of the first and the second IC chips 110 and 120 , respectively incorporated in the integrated semiconductor device 100 can be measured as follows.
  • a predetermined voltage is applied across the external terminals T 1 and T 2 associated with the pads, and the electric current through them is measured.
  • the path between the external terminal T 1 and the terminal T 2 includes only metal leads and the anisotropic conductive layer between the first and the second IC chips, so that the resistance of the path can be accurately measured to the order of a few milli-ohms.
  • the pad-to-pad resistance of pads located at an inner position of the IC chips can be calculated from the measurements made by the four cornered terminals, assuming that a pad-to-pad resistance is proportional to the distance from the four corners to that pad-pad pair.
  • the pad-to-pad resistances are substantially free of errors caused by the deformation of the chip during the measurements since the semiconductor IC chips are hard and non-deformable. The four corner measurements would provide sufficient information as to connection failures of the wiring pads.
  • a total of 8 monitoring pads C 1 - 1 through C 8 - 1 of the first IC chip 110 , a total of 8 monitoring pads C 1 - 2 through C 8 - 2 of the second IC chips 120 , a total of 8 wiring pads B 1 -B 8 and a total of 8 external terminals T 1 through T 8 are formed in pairs, with one pair located at each corner, as shown in FIG. 1.
  • one member of each pair of these pads/terminals may be substituted for by a wiring pad of the second IC chip 120 connected to a power supply, a ground line, and other external terminals, and by corresponding wiring pads of the first IC chip 110 . It should be apparent that the remaining monitoring pad of each pair is directly connected with the respective substituting wiring pad (e.g. C 1 - 1 ) of the first IC chip 110 .
  • the numbers of the monitoring pads (C 1 - 1 -C 8 - 1 ) for the first IC chip 110 , the monitoring pads (C 1 - 2 -C 8 - 2 ) for the second IC chip 120 , connection pads (B 1 -B 8 ) for connection with the external terminals, and the external terminals (T 1 -T 8 ) can be reduced to one half.
  • the monitoring pads are located at the four corners. However, they can be located at any convenient symmetric positions, near the periphery of the IC chips for example, so long as the geometrical factor of the monitoring pads may be annihilated.
  • the pad-to-pad resistances of the wiring pads can be measured with a high precision, which helps select faulty products having poor connections and maintain a higher quality of the products.
  • FIG. 2 is a schematic representation of a second integrated semiconductor device according to the invention, showing the structure thereof in development for ease of understanding of the invention.
  • the first IC chip 210 of FIG. 2 is a general purpose IC chip including diodes D 1 and D 2 serving as standard protective elements against electrostatic hazards.
  • diodes D 1 and D 2 serving as standard protective elements against electrostatic hazards.
  • Each of I/O wiring pads C 1 - 1 -C 3 - 1 are connected to a positive power supply via the diode D 1 , and to a negative voltage supply via the diode D 2 .
  • the diodes D 1 and D 2 are capable of suppressing an anomalous voltage surge appearing at the I/O wiring pads by causing the negative voltage supply to absorb the anomalous voltage surge.
  • the second IC chip 220 is provided with a power supply pad Cvdd-u 2 and a grounding pad Cgnd-u 2 in opposition to a power supply pad Cvdd-u 1 and a grounding pad Cgnd-u 1 , respectively, of the first IC chip 210 , in addition to ordinary wiring pads formed in opposition to the corresponding wiring pads of the first IC chip 210 .
  • the power supply pad Cvdd-u 2 is connected to an external terminal Tvdd-u via an external wiring pad Bvdd-u of the second IC chip 220 .
  • the grounding pad Cgnd-u 2 is connected to an external terminal Tgnd-u via an external wiring pad Bgnd-u of the second IC chip 220 .
  • a power line of the second IC chip 220 is connected to an external terminal Tvdd- 1 via an external wiring pad Bvdd- 1 , and to an external terminal Tgnd- 1 via an external connection pad Bgnd- 1 . That is, the power line and the ground line of the first IC chip 210 are formed independent of the power line and the ground line of the second IC chip 220 .
  • the wiring pads C 1 - 2 -C 3 - 2 are connected with switchable connection circuits 231 , 234 , and 235 , respectively, each having a buffer circuit 232 and an analog switch 233 .
  • the buffer circuit 232 and the analog switch 233 can be switchably connected to the associated wiring pads of the first IC chip 210 in normal operation and in the connection test, respectively.
  • a test instruction is received from a test control circuit 230
  • one of the analog switches 233 of the switchable connection circuits is turned ON, so that the corresponding one of the wiring pads C 1 - 2 -C 3 - 1 is selectively connected to an external test terminal Ttest via a test signal line and a wiring pad Btest.
  • the first IC chip 210 aligned with the second IC chip 220 , is overlaid on an isotropic conductive layer placed on the second IC chip 220 .
  • the sandwiched conductive layer is thermocompressed, it becomes electrically conductive, thereby connecting the corresponding wiring pads of the first and the second IC chips.
  • the wiring pads C 1 - 1 and C 1 - 2 are electrically connected with each other by a section P 1 of the anisotropic conductive layer while the power supply pads Cvdd-u 1 and Cvdd-u 2 are electrically connected with each other by a section Pvdd-u of the anisotropic conductive layer. Similar connections are formed between other corresponding wiring pads.
  • test control circuit 230 is controlled by a control signal received via the test terminal Ttest or from an external terminal so that the output of the control circuit 230 turns on/off an appropriate analog switch 233 belonging to the switchable connection circuit associated with the wiring pads to be tested.
  • FIG. 3 illustrates a measurement of a pad-to-pad resistance between the wiring pad C 1 - 1 and C 1 - 2 by turning on the analog switch 233 of the switchable connection circuit 231 .
  • FIG. 4 shows a typical voltage-current characteristic of a pad-to-pad connection. The ordinate and the abscissa represent the voltage applied across the pads and the current through it, respectively.
  • a variable voltage source B 2 is connected to the external test terminal Ttest, and to the external power supply terminal Tvdd-u and the external grounding terminal Tgnd-u via amperemeters A 1 and A 2 , respectively.
  • an electric current flows from the variable power supply B 2 to the analog switch 233 , and through the wiring pad C 1 - 2 , the section P 1 of the anisotropic conductive layer, the wiring pad C 1 - 1 , the diode D 1 , the power supply pad Cvdd-u 1 , the section Pvdd-u of the anisotropic conductive layer, and the power supply pad Cvdd-u 2 .
  • the current through the path is measured by the amperemeter A 1 .
  • the resistance of the path may be determined from the voltage of the variable power supply B 2 and the current read on the amperemeter A 1 .
  • the resistances of the analog switch 233 and the diodes D 1 and D 2 may be measured in advance. Hence, the resistances of the rest of the elements in the path may be determined from the measurement.
  • the diodes D 1 and D 2 have a nonlinear voltage-current characteristic as shown by a solid curve in FIG. 4.
  • a solid curve in FIG. 4.
  • the current from the power supply B 2 flows from the grounding pad Cgnd-u 2 to the section Pgnd-u of the anisotropic conductive layer, and further through the grounding pad Cgnd-u 1 , the diode D 2 , the wiring pads C 1 - 1 , the section P 1 of the anisotropic conductive layer, the wiring pads C 1 - 2 , and the analog switch 233 .
  • This current can be measured by the amperemeter A 2 . From the voltage of the power supply B 2 and the current measured by the amperemeter A 2 , the total resistance of the path is obtained.
  • an arbitrary pair of wiring pads C can be selectively connected to the monitoring terminal Ttest by means of the switching means 231 - 235 provided on the second IC chip 220 , and that the resistance between the associated wiring pads can be measured externally using the external terminals Tvdd-u and Tgnd-u connected directly to the power supply pad, which enables post-packaging connection tests of the products and removal of defective ones, thereby improving the quality of the products.
  • the first IC chip 210 does not require any additional element or modification if it is of conventional type.
  • FIG. 5 is a schematic representation of a third example of the invention, showing the structure thereof in development for ease of understanding of the invention.
  • a first semiconductor IC chip 310 is a general purpose IC chip, which effectively utilizes electrostatic protection diodes D 1 and D 2 as in the second example.
  • Each of wiring pads C 1 - 1 -C 4 - 1 is connected to a positive voltage source via a diode D 1 and to a negative voltage source via a diode D 2 .
  • These diodes D 1 and D 2 are capable of suppressing an anomalous voltage surge appearing at the I/O wiring pads by causing the power line to absorb the voltage surge, thereby minimizing the influence thereof to the internal elements.
  • the second IC chip 320 is provided with a power supply pad Cvdd-u 2 and a grounding pad Cgnd-u 2 in opposition to a power supply pad Cvdd-u 1 and a grounding pad Cgnd-u 1 , respectively, of the first IC chip 310 , in addition to ordinary wiring pads formed in opposition to the corresponding wiring pads of the first IC chip 310 .
  • the power supply pad Cvdd-u 2 is connected to an external terminal Tvdd-u via an external wiring pad Bvdd-u of the second IC chip 320 .
  • the grounding pad Cgnd-u 2 is connected to an external terminal Tgnd-u via an external wiring pad Bgnd-u of the second IC chip 320 .
  • a power line of the second IC chip 320 is connected to an external terminal Tvdd- 1 via an external wiring pad Bvdd- 1 , and to an external terminal Tgnd- 1 via an external connection pad Bgnd- 1 . That is, the power line and the ground line of the first IC chip 310 are formed independent of the power line and the ground line of the second IC chip 320 .
  • buffer circuits 331 - 334 Connected with the wiring pads C 1 - 2 -C 4 - 2 are buffer circuits 331 - 334 and testing terminals Tm 1 -Tm 4 for connection with the first IC chip 310 .
  • the buffer circuits 331 - 334 are disconnected.
  • the four testing terminals Tm 1 -Tm 4 are connected to the respective four-cornered wiring pads C 1 - 2 -C 4 - 2 of the second IC chip 320 , which are located in opposition to the four-cornered wiring pads of the first semiconductor IC chip 310 .
  • the first IC chip 310 aligned with the second IC chip 320 , is overlaid on an isotropic conductive layer placed on the second IC chip 320 .
  • the sandwiched conductive layer is thermocompressed, it becomes electrically conductive, thereby connecting the corresponding wiring pads of the first and the second IC chips.
  • the wiring pads C 1 - 1 and C 1 - 2 are electrically connected with each other by a section P 1 of the anisotropic conductive layer, while the power supply pads Cvdd-u 1 and Cvdd-u 2 are electrically connected with each other by a section Pvdd-u of the anisotropic conductive layer. Similar connections are formed between other corresponding wiring pads.
  • the test control circuit 330 is controlled so as to turn off the buffer circuits 331 - 334 .
  • the buffer circuits 331 - 334 are turned off.
  • a variable voltage power supply is then connected between one of the test terminals Tm 1 -Tm 4 associated with the wiring pad to be tested and either the power supply terminal Tvdd-u or the grounding terminal Tgnd- 1 .
  • the current passing through the loop is measured. Circuits thus established and the procedure for the measurement are practically the same as for the second example in conjunction with FIGS. 3 and 4, so that details of the measurements will not be repeated here.
  • the third example differs greatly from the second example in that no analog switch is involved in any of the measurement loops. If there were an analog switch in the loop as in the second example, it would inevitably induce some impedance's, which would obscure the relevant pad-to-pad resistance. The third example is free of such obscurity.
  • the measurement is performed using the four-cornered wiring pads. It is theoretically possible to provide as many external test terminals as needed for the wiring pads. However, an optimum compromise between a structural simplicity of the semiconductor IC device and the merits of such complex terminal arrangement would be provision of the four cornered test terminals.
  • an arbitrary pad-to-pad resistance between a relevant wiring pad of the first IC chip 310 and the associated pad of the second IC chip 320 can be measured externally using four-cornered (or alternatively four-sided) monitoring terminals Tm 1 -Tm 4 connected to similarly four-cornered wiring pads and external terminals Tvvd-u and Tgnd-u which are directly connected with the power supply pad and the grounding pad, respectively.
  • the invention is suited for post-packaging connection tests of the multi-layered integrated IC devices and removal of defective ones, thereby improving the quality of the products.
  • the first IC chip 310 does not require any additional element or modification if it is of conventional type.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

A multi-layered integrated semiconductor device incorporates an upper and lower IC chips which are connected with each other via a first set of wiring pads of the upper IC chip to a second set of wiring pads of the lower IC chip. The device is provided with a multiplicity of pair-wise connected external monitoring terminals on the periphery of the upper IC chip, and a multiplicity of monitoring pads on the lower IC chip, in opposition to the pair-wise connected monitoring pads, so that pad-to-pad resistances between the pads of the upper and lower IC chips can be externally measured by directly connecting the monitoring pads to the external terminals.

Description

    FIELD OF THE INVENTION
  • The invention relates to a multi-layered integrated semiconductor device incorporating a multiplicity of electrically connected integrated circuit (IC) chips. [0001]
    • BACKGROUND OF THE INVENTION
  • A new type of multi-layered integrated semiconductor devices have been developed which incorporate one IC chip electrically connected to another IC chip. FIG. 6 shows such a multi-layered integrated semiconductor device as mentioned above. [0002]
  • As seen in FIG. 6, a first [0003] semiconductor IC chip 610 includes a multiplicity of wiring pads 640 on which protruding electrodes or bumps 650 are formed. A second integrated semiconductor IC chip 620 also includes a multiplicity of wiring pads 660 which face corresponding wiring pads 640 of the first IC chip, on which protruding electrodes or bumps 670 are formed to oppose the bumps 650. Disposed between the first and the second IC chips 610 and 620, respectively, is an adhesive anisotropic conductive plastic layer 630 which contains electrically conductive particles dispersed throughout the plastic layer.
  • The anisotropic [0004] conductive layer 630 in contact with the first and the second IC chips 610 and 620, respectively, is thermocompressed between them. Since portions of the anisotropic conductive layer 630 thus compressed by the bumps 650 and 670 of the first and the second IC chips, respectively, become electrically conductive, electric connections are established between each pair of facing bumps 650 and 670.
  • Thus, necessary electric connections can be obtained simultaneously for the wiring pads of the first and the second IC chips. [0005]
  • The multi-layered integrated [0006] IC device 600 of the first and the second semiconductor IC chips 610 and 620 is then wire bonded, by means of wires W, to the wiring pads 680 and external lead terminals T formed on the periphery of the second IC chip 620, followed by encapsulation by a plastic, thereby forming a single package of the multi-layered integrated IC chips.
  • Advantageously, this integration technique, often called chip-on-chip technique, requires no wire bonding in packaging two IC chips into a multi-layered integrated [0007] IC device 600, so that it can be done quickly and permit minimization of the integrated IC device.
  • However, in such multi-layered integrated IC devices integrated by chip-on-chip technique, wiring pads (including the bumps thereof if used) of the upper or [0008] first IC chip 610 are connected to the associated wiring pads of the lower or second IC chip 620, and electrically connected to external terminals T through internal gates of the second IC chip 620.
  • Consequently, it is impossible to measure pad-to-pad resistances between the corresponding wiring pads of the upper and the [0009] lower IC chips 610 and 620, respectively. As a result, quality tests to remove faulty products is difficult to do, and so is provision of a guarantee for the products.
    • SUMMARY OF THE INVENTION
  • The invention is directed to a multi-layered integrated semiconductor IC device incorporating a first and a second IC chips connected with each other via a first and a second sets of wiring pads of the first and the second IC chip, respectively, such that pad-to-pad resistances between the associated wiring pads can be externally measured by means of an external measurement device, thereby increasing the reliability of the wiring pad connections. [0010]
  • In one aspect of the invention, there is provided a multi-layered integrated semiconductor device incorporating a first and a second IC chips which are connected with each other via a first set of wiring pads of the first IC chip to a second set of wiring pads of the second IC chip each formed in opposition to a corresponding wiring pad of the first IC chip, the integrated semiconductor device comprising: [0011]
  • a first set of distributed monitoring pads formed on said first IC chip, said monitoring pads connected in pairs; [0012]
  • a second set of monitoring pads each formed on the second IC chip, in opposition to an associated one of said first monitoring pads; and [0013]
  • a multiplicity of external monitoring terminals each formed on said semiconductor device and connected to an associated one of said second monitoring pads, [0014]
  • thereby allowing measurements of pad-to-pad resistances between corresponding monitoring pads of said first and second IC chips using an associated pair of said external monitoring terminals connected to said corresponding pads. [0015]
  • Since the integrated chip has a feature that the pad-to-pad resistances between the wiring pads of the first and the second semiconductor IC chips can be measured directly via the external terminals, they can be tested and removed if it has a faulty connection even after the upper and the lower IC chips are integrated, thereby providing a greater reliability of the products. [0016]
  • The pair-wise connected first monitoring pads are preferably formed at the periphery of the first IC chip, so that the wiring pads may be securely formed well on the monitoring pads and have less resistances than the pad-to-pad resistances of the monitoring pads. [0017]
  • The pair-wise connected first monitoring pads may alternatively be disposed at the four corners of the first IC chip. [0018]
  • In this case, the pad-to-pad resistance of a given pair of the wiring pads of the first and the second IC chips can be obtained accurately from the measurements using the four-cornered terminals, because the measured values are proportional to the distances from the four-cornered terminals to the pair. Since the integrated semiconductor device is materially hard and non-deformable, such measurement of pad-to-pad resistances of the wiring pads will not be appreciably affected by the deformation if the measurements are performed at the four corners. [0019]
  • It would be understood that one of the pair-wise connected monitoring pads may substitute for the associated wiring pad of the first IC chip, thereby reducing the number and cost of the monitoring pads and external monitoring terminals for the monitoring pads. [0020]
  • In another aspect of the invention, there is provided a multi-layered integrated semiconductor device incorporating a first and a second IC chips which are connected with each other, said integrated semiconductor device comprising: [0021]
  • a first power supply pad formed on said first IC chip and connected to a power supply line; [0022]
  • a first grounding pad formed on said first IC chip and connected to a ground line; [0023]
  • a first set of wiring pads formed on said first IC chip and connected via diodes to said power supply line and ground line and said first IC chip; [0024]
  • a second power supply pad formed on said second IC chip in opposition to said first power supply pad; [0025]
  • a second grounding pad formed on said second IC chip in opposition to said first grounding pad; [0026]
  • a second set of wiring pads formed on said second IC chip, in opposition to the respective wiring pads of said first IC chip; [0027]
  • a multiplicity of switchable connection circuits formed on said second IC chip for selectively connecting said second wiring pads to either said second IC chip or an external test signal line; [0028]
  • an external power supply pad connected to said second power supply pad; [0029]
  • an external grounding terminal connected to said second grounding pad; and [0030]
  • a multiplicity of external test terminals connectable to said external test signal line. [0031]
  • This arrangement enables measurement of pad-to-pad resistances of the first and second wiring pads by means of the external test terminals, the power supply terminals, and the grounding terminals. [0032]
  • That is, a pad-to-pad resistance of a particular pair of the first and second wiring pad of interest can be directly measured using the power supply terminal connected to the test terminal or power supply pad, and the grounding pad connected to the wiring pad, by selectively connecting an appropriate test terminal to the wiring pad of the second IC chip by means of the switchable connection circuits. Such measurements enables detection and elimination of faulty products to guarantee required quality of the products. [0033]
  • It should be noted that no structural modification or addition of elements is needed for the first IC chip in carrying out the invention if it is a conventional IC chip. [0034]
  • It should be also noted that an adequate measurement of an individual pad-to-pad resistance can be performed using an external terminal. [0035]
  • In a further aspect of the invention, there is provided a multi-layered integrated semiconductor device incorporating a first and a second IC chips which are connected with each other, said integrated semiconductor device comprising: [0036]
  • a first power supply pad formed on said first IC chip and connected to a power supply line; [0037]
  • a first grounding pad formed on said first IC chip and connected to a ground line; [0038]
  • a first set of wiring pads formed on said first IC chip and connected via diodes to said power supply line and ground line and said first IC chip; [0039]
  • a second power supply pad formed on said second IC chip in opposition to said first power supply pad; [0040]
  • a second grounding pad formed on said second IC chip in opposition to said first grounding pad; [0041]
  • a second set of wiring pads formed on said second IC chip, in opposition to the respective wiring pads of said first IC chip; [0042]
  • a multiplicity of buffer circuits formed on said second IC chip for selectively connecting to/disconnecting from said second IC chip said second wiring pads; [0043]
  • an external power supply terminal connected to said second power supply pad; [0044]
  • an external grounding terminal connected to said second grounding pad; and [0045]
  • a multiplicity of external test terminals connectable to said second wiring pads. [0046]
  • This arrangement also enables measurements of pad-to-pad resistances of the first and second wiring pads by means of the external test terminals, the power supply terminal, and the grounding terminals. [0047]
  • In this arrangement, individual pad-to-pad resistances of the first and the second wiring pads can be measured directly from the voltage across an external monitoring terminal connected to the second wiring pads and an external terminal connected to the power supply pad. Such measurement enables detection and elimination of faulty products to guarantee required product quality. [0048]
  • It should be noted that no structural modification or no additional element is needed for the first IC chip in carrying out the invention, so that any conventional IC chip can be used as it is. [0049]
  • It should be also noted that, in this arrangement, pad-to-pad resistances of the wiring pads, especially four-cornered wiring pads, can be directly and individually evaluated adequately using the external terminals but not using analog switches.[0050]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention will now be described in detail by way of example with reference to accompanying drawings, in which: [0051]
  • FIG. 1 is a block diagram of a first semiconductor device according to the invention; [0052]
  • FIG. 2 is a block diagram of a second semiconductor device according to the invention; [0053]
  • FIG. 3 is a block diagram showing circuitry connections for a pad-to-pad resistance measurement; [0054]
  • FIG. 4 is a graphical representation of voltage-current characteristic of the second semiconductor device; [0055]
  • FIG. 5 is a block diagram of a third semiconductor device of the invention; [0056]
  • FIG. 6 is a block diagram of a conventional multi-layered integrated semiconductor device.[0057]
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • FIG. 1 is a schematic representation of a first integrated semiconductor device according to the invention, showing the structure thereof in development for ease of understanding of the invention. [0058]
  • Referring to FIG. 1, there is shown a [0059] first semiconductor device 110 having four cornered monitoring pads C1-1 through C8-1 plus ordinary wiring pads. As shown in FIG. 1, a monitoring pad C1-1 is directly connected with a pad C2-1, a monitoring pad C3-1 with a pad C4-1, a pad C5-1 with a pad C6-1, and a pad C7-1 with a pad C8-1. A second IC chip 120 also has monitoring pads C1-2 through C8-2 in addition to ordinary wiring pads, all located in opposition to the corresponding monitoring pads C1-1 through C8-1.
  • The monitoring pads C[0060] 1-2 through C8-2 are directly connected to respective wiring pads B1-B8 formed at the periphery of the second semiconductor IC chip 120, which wiring pads B1-B8 are in turn bonded to external terminals T1-T8 by respective wires W1-W8.
  • It is noted that other wiring pads formed at the periphery of the [0061] second IC chip 120, wire bonded to the respective external terminals T1-T8, are normally joined to internal elements of the circuit 120.
  • The [0062] first IC chip 110 is aligned in position with the second IC chip 120 and overlaid on an anisotropic conductive layer lying on the second IC chip 120, thereby sandwiching the anisotropic conductive layer between the first and the second IC chip. The anisotropic conductive layer is then thermocompressed by the IC chips so as to form electric connections between the corresponding wiring pads of the first and the second IC chip 110 and 120, respectively. For example, the monitoring pads C1-1 and C1-2 are connected with each other by a section P1 of the anisotropic conductive layer, and the monitoring pads C8-1 and C8-2 are connected with each other by a section P8 of the anisotropic conductive layer. Other wiring pads are similarly connected.
  • The pad-to-pad resistances of these wiring pads of the first and the [0063] second IC chips 110 and 120, respectively incorporated in the integrated semiconductor device 100 can be measured as follows.
  • First, in order to calculate a pad-to-pad resistance, a predetermined voltage is applied across the external terminals T[0064] 1 and T2 associated with the pads, and the electric current through them is measured. The path between the external terminal T1 and the terminal T2 includes only metal leads and the anisotropic conductive layer between the first and the second IC chips, so that the resistance of the path can be accurately measured to the order of a few milli-ohms.
  • Next, similar measurements are performed for the rest of the paths between the external terminals T[0065] 3 and T4, T5 and T6, and, T7 and T8.
  • The pad-to-pad resistance of pads located at an inner position of the IC chips can be calculated from the measurements made by the four cornered terminals, assuming that a pad-to-pad resistance is proportional to the distance from the four corners to that pad-pad pair. The pad-to-pad resistances are substantially free of errors caused by the deformation of the chip during the measurements since the semiconductor IC chips are hard and non-deformable. The four corner measurements would provide sufficient information as to connection failures of the wiring pads. [0066]
  • In the example shown above, a total of 8 monitoring pads C[0067] 1-1 through C8-1 of the first IC chip 110, a total of 8 monitoring pads C1-2 through C8-2 of the second IC chips 120, a total of 8 wiring pads B1-B8 and a total of 8 external terminals T1 through T8 are formed in pairs, with one pair located at each corner, as shown in FIG. 1. However, one member of each pair of these pads/terminals may be substituted for by a wiring pad of the second IC chip 120 connected to a power supply, a ground line, and other external terminals, and by corresponding wiring pads of the first IC chip 110. It should be apparent that the remaining monitoring pad of each pair is directly connected with the respective substituting wiring pad (e.g. C1-1) of the first IC chip 110.
  • In this manner, if conventional wiring pads are utilized as monitoring pads, the numbers of the monitoring pads (C[0068] 1-1-C8-1) for the first IC chip 110, the monitoring pads (C1-2-C8-2) for the second IC chip 120, connection pads (B1-B8) for connection with the external terminals, and the external terminals (T1-T8) can be reduced to one half.
  • In the example shown herein above, the monitoring pads are located at the four corners. However, they can be located at any convenient symmetric positions, near the periphery of the IC chips for example, so long as the geometrical factor of the monitoring pads may be annihilated. [0069]
  • In the embodiment shown above, the pad-to-pad resistances of the wiring pads can be measured with a high precision, which helps select faulty products having poor connections and maintain a higher quality of the products. [0070]
  • FIG. 2 is a schematic representation of a second integrated semiconductor device according to the invention, showing the structure thereof in development for ease of understanding of the invention. [0071]
  • The [0072] first IC chip 210 of FIG. 2 is a general purpose IC chip including diodes D1 and D2 serving as standard protective elements against electrostatic hazards. Each of I/O wiring pads C1-1-C3-1 are connected to a positive power supply via the diode D1, and to a negative voltage supply via the diode D2. The diodes D1 and D2 are capable of suppressing an anomalous voltage surge appearing at the I/O wiring pads by causing the negative voltage supply to absorb the anomalous voltage surge.
  • On the other hand, the [0073] second IC chip 220 is provided with a power supply pad Cvdd-u2 and a grounding pad Cgnd-u2 in opposition to a power supply pad Cvdd-u1 and a grounding pad Cgnd-u1, respectively, of the first IC chip 210, in addition to ordinary wiring pads formed in opposition to the corresponding wiring pads of the first IC chip 210. The power supply pad Cvdd-u2 is connected to an external terminal Tvdd-u via an external wiring pad Bvdd-u of the second IC chip 220. The grounding pad Cgnd-u2 is connected to an external terminal Tgnd-u via an external wiring pad Bgnd-u of the second IC chip 220.
  • A power line of the [0074] second IC chip 220 is connected to an external terminal Tvdd-1 via an external wiring pad Bvdd-1, and to an external terminal Tgnd-1 via an external connection pad Bgnd-1. That is, the power line and the ground line of the first IC chip 210 are formed independent of the power line and the ground line of the second IC chip 220.
  • The wiring pads C[0075] 1-2-C3-2 are connected with switchable connection circuits 231, 234, and 235, respectively, each having a buffer circuit 232 and an analog switch 233. The buffer circuit 232 and the analog switch 233 can be switchably connected to the associated wiring pads of the first IC chip 210 in normal operation and in the connection test, respectively. When a test instruction is received from a test control circuit 230, one of the analog switches 233 of the switchable connection circuits is turned ON, so that the corresponding one of the wiring pads C1-2-C3-1 is selectively connected to an external test terminal Ttest via a test signal line and a wiring pad Btest.
  • The [0076] first IC chip 210, aligned with the second IC chip 220, is overlaid on an isotropic conductive layer placed on the second IC chip 220. When the sandwiched conductive layer is thermocompressed, it becomes electrically conductive, thereby connecting the corresponding wiring pads of the first and the second IC chips. For example, the wiring pads C1-1 and C1-2 are electrically connected with each other by a section P1 of the anisotropic conductive layer while the power supply pads Cvdd-u1 and Cvdd-u2 are electrically connected with each other by a section Pvdd-u of the anisotropic conductive layer. Similar connections are formed between other corresponding wiring pads.
  • Electric connections of the wiring pads of the [0077] integrated semiconductor device 200 thus assembled are tested and confirmed as follows.
  • First, the [0078] test control circuit 230 is controlled by a control signal received via the test terminal Ttest or from an external terminal so that the output of the control circuit 230 turns on/off an appropriate analog switch 233 belonging to the switchable connection circuit associated with the wiring pads to be tested.
  • Referring to FIGS. 3 and 4, a procedure of measuring a pad-to-pad resistance of the [0079] integrated semiconductor device 200 will now be described. FIG. 3 illustrates a measurement of a pad-to-pad resistance between the wiring pad C1-1 and C1-2 by turning on the analog switch 233 of the switchable connection circuit 231. FIG. 4 shows a typical voltage-current characteristic of a pad-to-pad connection. The ordinate and the abscissa represent the voltage applied across the pads and the current through it, respectively.
  • As shown in FIG. 3, a variable voltage source B[0080] 2 is connected to the external test terminal Ttest, and to the external power supply terminal Tvdd-u and the external grounding terminal Tgnd-u via amperemeters A1 and A2, respectively. Under the condition shown in FIG. 3, an electric current flows from the variable power supply B2 to the analog switch 233, and through the wiring pad C1-2, the section P1 of the anisotropic conductive layer, the wiring pad C1-1, the diode D1, the power supply pad Cvdd-u1, the section Pvdd-u of the anisotropic conductive layer, and the power supply pad Cvdd-u2. The current through the path is measured by the amperemeter A1. The resistance of the path may be determined from the voltage of the variable power supply B2 and the current read on the amperemeter A1.
  • The resistances of the [0081] analog switch 233 and the diodes D1 and D2 may be measured in advance. Hence, the resistances of the rest of the elements in the path may be determined from the measurement.
  • The diodes D[0082] 1 and D2 have a nonlinear voltage-current characteristic as shown by a solid curve in FIG. 4. Thus, by varying the output voltage of the variable voltage power supply B2 to v1, v2, v3, etc. in sequence, and by measuring the currents through the path for the varied voltages, detailed connecting conditions of the pads may be obtained. If some connection failure occurs in one element or other in the path, the characteristic curve will become a broken line as shown in FIG. 4, which enables one to discern the connection failure.
  • Next, if the polarity of the variable power supply B[0083] 2 of FIG. 3 is reversed, the current from the power supply B2 flows from the grounding pad Cgnd-u2 to the section Pgnd-u of the anisotropic conductive layer, and further through the grounding pad Cgnd-u1, the diode D2, the wiring pads C1-1, the section P1 of the anisotropic conductive layer, the wiring pads C1-2, and the analog switch 233. This current can be measured by the amperemeter A2. From the voltage of the power supply B2 and the current measured by the amperemeter A2, the total resistance of the path is obtained.
  • In this manner, an exhaustive measurements of the resistance can be done easily and precisely in two ways by changing the polarity of the power supply to find any connection failure that may exist. [0084]
  • Following the measurement for the wiring pads as shown in FIG. 3, such measurement can be continued in turn for the rest of the wiring pads, thereby checking connecting condition of the path. [0085]
  • It should be appreciated that, in the example shown herein, an arbitrary pair of wiring pads C can be selectively connected to the monitoring terminal Ttest by means of the switching means [0086] 231-235 provided on the second IC chip 220, and that the resistance between the associated wiring pads can be measured externally using the external terminals Tvdd-u and Tgnd-u connected directly to the power supply pad, which enables post-packaging connection tests of the products and removal of defective ones, thereby improving the quality of the products.
  • It is an important feature of the invention that in carrying out the second example the [0087] first IC chip 210 does not require any additional element or modification if it is of conventional type.
  • Nevertheless, through such an external measurement as describe above, connecting conditions of individual wiring pads can be adequately evaluated. [0088]
  • Variability in voltage and the reversibility in polarity of the power supply for measurement allows very accurate measurements as contrasted to conventional measurements. [0089]
  • FIG. 5 is a schematic representation of a third example of the invention, showing the structure thereof in development for ease of understanding of the invention. [0090]
  • Referring to FIG. 5, a first [0091] semiconductor IC chip 310 is a general purpose IC chip, which effectively utilizes electrostatic protection diodes D1 and D2 as in the second example. Each of wiring pads C1-1-C4-1 is connected to a positive voltage source via a diode D1 and to a negative voltage source via a diode D2. These diodes D1 and D2 are capable of suppressing an anomalous voltage surge appearing at the I/O wiring pads by causing the power line to absorb the voltage surge, thereby minimizing the influence thereof to the internal elements.
  • On the other hand, the [0092] second IC chip 320 is provided with a power supply pad Cvdd-u2 and a grounding pad Cgnd-u2 in opposition to a power supply pad Cvdd-u1 and a grounding pad Cgnd-u1, respectively, of the first IC chip 310, in addition to ordinary wiring pads formed in opposition to the corresponding wiring pads of the first IC chip 310. The power supply pad Cvdd-u2 is connected to an external terminal Tvdd-u via an external wiring pad Bvdd-u of the second IC chip 320. The grounding pad Cgnd-u2 is connected to an external terminal Tgnd-u via an external wiring pad Bgnd-u of the second IC chip 320.
  • A power line of the [0093] second IC chip 320 is connected to an external terminal Tvdd-1 via an external wiring pad Bvdd-1, and to an external terminal Tgnd-1 via an external connection pad Bgnd-1. That is, the power line and the ground line of the first IC chip 310 are formed independent of the power line and the ground line of the second IC chip 320.
  • Connected with the wiring pads C[0094] 1-2-C4-2 are buffer circuits 331-334 and testing terminals Tm1-Tm4 for connection with the first IC chip 310. When a test instruction is received from a test control circuit 330, the buffer circuits 331-334 are disconnected.
  • The four testing terminals Tm[0095] 1-Tm4 are connected to the respective four-cornered wiring pads C1-2-C4-2 of the second IC chip 320, which are located in opposition to the four-cornered wiring pads of the first semiconductor IC chip 310.
  • The [0096] first IC chip 310, aligned with the second IC chip 320, is overlaid on an isotropic conductive layer placed on the second IC chip 320. When the sandwiched conductive layer is thermocompressed, it becomes electrically conductive, thereby connecting the corresponding wiring pads of the first and the second IC chips. For example, the wiring pads C1-1 and C1-2 are electrically connected with each other by a section P1 of the anisotropic conductive layer, while the power supply pads Cvdd-u1 and Cvdd-u2 are electrically connected with each other by a section Pvdd-u of the anisotropic conductive layer. Similar connections are formed between other corresponding wiring pads.
  • Electric connections of the wiring pads of the [0097] integrated semiconductor device 300 thus assembled are tested and confirmed as follows.
  • First, the [0098] test control circuit 330 is controlled so as to turn off the buffer circuits 331-334. In cases where the second IC chip 320 is disconnected from the power supply, the buffer circuits 331-334 are turned off.
  • A variable voltage power supply is then connected between one of the test terminals Tm[0099] 1-Tm4 associated with the wiring pad to be tested and either the power supply terminal Tvdd-u or the grounding terminal Tgnd-1. The current passing through the loop is measured. Circuits thus established and the procedure for the measurement are practically the same as for the second example in conjunction with FIGS. 3 and 4, so that details of the measurements will not be repeated here.
  • It should be understood, however, that the third example differs greatly from the second example in that no analog switch is involved in any of the measurement loops. If there were an analog switch in the loop as in the second example, it would inevitably induce some impedance's, which would obscure the relevant pad-to-pad resistance. The third example is free of such obscurity. [0100]
  • It is noted that, in the third example, the measurement is performed using the four-cornered wiring pads. It is theoretically possible to provide as many external test terminals as needed for the wiring pads. However, an optimum compromise between a structural simplicity of the semiconductor IC device and the merits of such complex terminal arrangement would be provision of the four cornered test terminals. [0101]
  • In the third example, an arbitrary pad-to-pad resistance between a relevant wiring pad of the [0102] first IC chip 310 and the associated pad of the second IC chip 320 can be measured externally using four-cornered (or alternatively four-sided) monitoring terminals Tm1-Tm4 connected to similarly four-cornered wiring pads and external terminals Tvvd-u and Tgnd-u which are directly connected with the power supply pad and the grounding pad, respectively. Thus, the invention is suited for post-packaging connection tests of the multi-layered integrated IC devices and removal of defective ones, thereby improving the quality of the products.
  • It is an important feature of the invention that in carrying out the third example the [0103] first IC chip 310 does not require any additional element or modification if it is of conventional type.
  • In addition, direct and individual measurements of the pad-to-pad resistances can be made for the relevant wiring pads without using analog switches but using external terminals, thereby providing more accurate results in the measurements. [0104]
  • Further use of a voltage-variable and/or polarity-reversible power source will add accuracy to the measurements. [0105]

Claims (9)

What we claim is:
1. A multi-layered integrated semiconductor device incorporating a first and a second IC chips which are connected with each other via a first and a second sets of wiring pads of said first and said second IC chips, respectively, said integrated semiconductor device comprising:
a first set of distributed monitoring pads formed on said first IC chip, said monitoring pads connected in pairs;
a second set of monitoring pads each formed on the second IC chip, in opposition to an associated one of said first monitoring pads; and
a multiplicity of external monitoring terminals each formed on said semiconductor device and connected to an associated one of said second monitoring pads,
thereby allowing measurements of pad-to-pad resistances between corresponding monitoring pads of said first and second IC chips using an associated pair of said external monitoring terminals connected to said corresponding pads.
2. The integrated semiconductor device according to claim 1, wherein said first monitoring pads are located at the periphery of said first IC chip.
3. The integrated semiconductor device according to claim 1, wherein first monitoring pads are located at the four corners of said first IC chip.
4. The integrated semiconductor device according to claim 1, wherein one of said mutually connected pair of said first monitoring pads serves as a terminal pad of said first IC chip.
5. A multi-layered integrated semiconductor device incorporating a first and a second IC chips which are connected with each other, said integrated semiconductor device comprising:
a first power supply pad formed on said first IC chip and connected to a power supply line;
a first grounding pad formed on said first IC chip and connected to a ground line;
a first set of wiring pads formed on said first IC chip and connected via diodes to said power supply line and ground line and said first IC chip;
a second power supply pad formed on said second IC chip in opposition to said first power supply pad;
a second grounding pad formed on said second IC chip in opposition to said first grounding pad;
a second set of wiring pads formed on said second IC chip, in opposition to the respective wiring pads of said first IC chip;
a multiplicity of switchable connection circuits formed on said second IC chip for selectively connecting said second wiring pads to either said second IC chip or an external test signal line;
an external power supply pad connected to said second power supply pad;
an external grounding terminal connected to said second grounding pad; and
a multiplicity of external test terminals connectable to said external test signal line,
thereby allowing measurements of pad-to-pad resistances between the wiring pads of the first and the second IC chips using said external test terminals, power supply terminal, and grounding terminal.
6. The multi-layered integrated semiconductor device according to claim 5, further comprising a test control circuit formed on said second IC chip for controlling said switchable connection circuits in response to an external control signal received via said test terminal, to thereby disconnecting said second IC chip from said wiring pads and at the same time selectively connecting said test signal line to one of said second wiring pads.
7. The multi-layered integrated semiconductor device according to claim 6, wherein each of said switchable connection circuits consists of a buffer circuit for connecting said second wiring pads to said second IC chip, and of a switching circuit for selectively connecting said second wiring pads to said test signal line.
8. A multi-layered integrated semiconductor device incorporating a first and a second IC chips which are connected with each other, said integrated semiconductor device comprising:
a first power supply pad formed on said first IC chip and connected to a power supply line;
a first grounding pad formed on said first IC chip and connected to a ground line;
a first set of wiring pads formed on said first IC chip and connected via diodes to said power supply line and ground line and said first IC chip;
a second power supply pad formed on said second IC chip in opposition to said first power supply pad;
a second grounding pad formed on said second IC chip in opposition to said first grounding pad;
a second set of wiring pads formed on said second IC chip, in opposition to the respective wiring pads of said first IC chip;
a multiplicity of buffer circuits formed on said second IC chip for selectively connecting to/disconnecting from said second IC chip said second wiring pads;
an external power supply terminal connected to said second power supply pad;
an external grounding terminal connected to said second grounding pad; and
a multiplicity of external test terminals connectable to said second wiring pads,
thereby allowing measurements of pad-to-pad resistances between the wiring pads of the first and the second IC chips using said external test terminals, power supply terminal, and grounding terminal.
9. The multi-layered integrated semiconductor device according to claim 8, further comprising a test control circuit for controlling said buffer circuit to connect to/disconnect from said second IC chip said second wiring pads.
US09/520,312 1999-03-09 2000-03-07 Multi-layered integrated semiconductor device incorporating electrically connected integrated circuit chips and monitoring pads Expired - Lifetime US6448636B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP06095799A JP4246835B2 (en) 1999-03-09 1999-03-09 Semiconductor integrated device
JP11-060957 1999-03-09
JP11-60957 1999-03-09

Publications (2)

Publication Number Publication Date
US20020017707A1 true US20020017707A1 (en) 2002-02-14
US6448636B2 US6448636B2 (en) 2002-09-10

Family

ID=13157401

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/520,312 Expired - Lifetime US6448636B2 (en) 1999-03-09 2000-03-07 Multi-layered integrated semiconductor device incorporating electrically connected integrated circuit chips and monitoring pads

Country Status (2)

Country Link
US (1) US6448636B2 (en)
JP (1) JP4246835B2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003094234A2 (en) * 2002-04-30 2003-11-13 Infineon Technologies Ag Component
US6713855B2 (en) * 1999-07-15 2004-03-30 Nanoamp Solutions, Inc Dual die memory
US20050288943A1 (en) * 2004-05-27 2005-12-29 Property Publications Pte Ltd. Apparatus and method for creating an electronic version of printed matter
US20060006898A1 (en) * 2000-02-10 2006-01-12 Matsushita Electric Industrial Co., Ltd. Semiconductor device having a connection inspecting circuit for inspecting connection of power source terminals and grounding terminals, and inspection method for the same
WO2010126511A1 (en) * 2009-04-30 2010-11-04 Hewlett-Packard Development Company, L.P. Die connection monitoring system and method

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002270759A (en) 2001-03-14 2002-09-20 Matsushita Electric Ind Co Ltd Semiconductor chip and multi-chip module
JP3639226B2 (en) * 2001-07-05 2005-04-20 松下電器産業株式会社 Semiconductor integrated circuit device, mounting substrate, and mounting body
JP3794942B2 (en) 2001-07-09 2006-07-12 松下電器産業株式会社 Multichip module and connection test method thereof
DE10142119B4 (en) * 2001-08-30 2007-07-26 Infineon Technologies Ag Electronic component and method for its production
JP2003185710A (en) 2001-10-03 2003-07-03 Matsushita Electric Ind Co Ltd Multi-chip module, semiconductor chip, and method of testing interchip connection in multi-chip module
JP2005209239A (en) * 2004-01-20 2005-08-04 Nec Electronics Corp Semiconductor integrated circuit apparatus
JP2005260053A (en) * 2004-03-12 2005-09-22 Nec Electronics Corp Semiconductor device and manufacturing method thereof
US7928591B2 (en) 2005-02-11 2011-04-19 Wintec Industries, Inc. Apparatus and method for predetermined component placement to a target platform
US20070187844A1 (en) 2006-02-10 2007-08-16 Wintec Industries, Inc. Electronic assembly with detachable components
US7511371B2 (en) * 2005-11-01 2009-03-31 Sandisk Corporation Multiple die integrated circuit package
US7352058B2 (en) * 2005-11-01 2008-04-01 Sandisk Corporation Methods for a multiple die integrated circuit package
DE112007000316T5 (en) * 2006-02-10 2008-12-11 Wintec Industries, Inc., Fremont Electronic assembly with removable components
JP5390779B2 (en) * 2008-03-12 2014-01-15 エスペック株式会社 Connection quality inspection device and connection quality inspection method
JP4829358B2 (en) * 2010-03-30 2011-12-07 株式会社東芝 Modules and electronics
WO2013054782A1 (en) * 2011-10-12 2013-04-18 シャープ株式会社 Resistance measuring device, connection resistance measuring method
US8749072B2 (en) * 2012-02-24 2014-06-10 Broadcom Corporation Semiconductor package with integrated selectively conductive film interposer
JP6532660B2 (en) * 2014-09-05 2019-06-19 株式会社半導体エネルギー研究所 Test method
JP7185502B2 (en) * 2018-11-16 2022-12-07 ローム株式会社 Semiconductor device, display driver and display device

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5138438A (en) * 1987-06-24 1992-08-11 Akita Electronics Co. Ltd. Lead connections means for stacked tab packaged IC chips
US5648661A (en) * 1992-07-02 1997-07-15 Lsi Logic Corporation Integrated circuit wafer comprising unsingulated dies, and decoder arrangement for individually testing the dies
US5594273A (en) * 1993-07-23 1997-01-14 Motorola Inc. Apparatus for performing wafer-level testing of integrated circuits where test pads lie within integrated circuit die but overly no active circuitry for improved yield
US5654588A (en) * 1993-07-23 1997-08-05 Motorola Inc. Apparatus for performing wafer-level testing of integrated circuits where the wafer uses a segmented conductive top-layer bus structure
US5619462A (en) * 1995-07-31 1997-04-08 Sgs-Thomson Microelectronics, Inc. Fault detection for entire wafer stress test
US5965902A (en) * 1995-09-19 1999-10-12 Micron Technology Method and apparatus for testing of dielectric defects in a packaged semiconductor memory device
JPH09252034A (en) * 1996-03-18 1997-09-22 Mitsubishi Electric Corp Semiconductor wafer, semiconductor device, and method of fabricating semiconductor device
US5708296A (en) * 1996-06-24 1998-01-13 Intel Corporation Power-ground plane for a C4 flip-chip substrate
JP3815835B2 (en) * 1997-02-18 2006-08-30 本田技研工業株式会社 Semiconductor device
US6028324A (en) * 1997-03-07 2000-02-22 Taiwan Semiconductor Manufacturing Company Test structures for monitoring gate oxide defect densities and the plasma antenna effect
US6054754A (en) * 1997-06-06 2000-04-25 Micron Technology, Inc. Multi-capacitance lead frame decoupling device
JP3938617B2 (en) * 1997-09-09 2007-06-27 富士通株式会社 Semiconductor device and semiconductor system

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6713855B2 (en) * 1999-07-15 2004-03-30 Nanoamp Solutions, Inc Dual die memory
US20060006898A1 (en) * 2000-02-10 2006-01-12 Matsushita Electric Industrial Co., Ltd. Semiconductor device having a connection inspecting circuit for inspecting connection of power source terminals and grounding terminals, and inspection method for the same
US7332907B2 (en) 2000-02-10 2008-02-19 Matsushita Electric Industrial Co., Ltd. Semiconductor device having a connection inspecting circuit for inspecting connections of power source terminals and grounding terminals
US20070164765A1 (en) * 2000-02-10 2007-07-19 Matsushita Electric Industrial Co., Ltd. Semiconductor device having a connection inspecting circuit for inspecting connections of power source terminals and grounding terminals, and inspection method for the same
US7211996B2 (en) * 2000-02-10 2007-05-01 Matsushita Electric Industrial Co., Ltd. Semiconductor device having a connection inspecting circuit for inspecting connections of power source terminals and grounding terminals, and inspection method for the same
US20050121801A1 (en) * 2002-04-30 2005-06-09 Infineon Technologies Ag Component
WO2003094234A2 (en) * 2002-04-30 2003-11-13 Infineon Technologies Ag Component
WO2003094234A3 (en) * 2002-04-30 2004-02-12 Infineon Technologies Ag Component
US7335582B2 (en) 2002-04-30 2008-02-26 Infineon Technologies Ag Component
US20050288943A1 (en) * 2004-05-27 2005-12-29 Property Publications Pte Ltd. Apparatus and method for creating an electronic version of printed matter
WO2010126511A1 (en) * 2009-04-30 2010-11-04 Hewlett-Packard Development Company, L.P. Die connection monitoring system and method
GB2481738A (en) * 2009-04-30 2012-01-04 Hewlett Packard Development Co Die connection monitoring system and method
GB2481738B (en) * 2009-04-30 2013-10-16 Hewlett Packard Development Co Die connection monitoring system and method
US8829918B2 (en) 2009-04-30 2014-09-09 Hewlett-Packard Development Company, L.P. Die connection monitoring system and method

Also Published As

Publication number Publication date
US6448636B2 (en) 2002-09-10
JP2000258494A (en) 2000-09-22
JP4246835B2 (en) 2009-04-02

Similar Documents

Publication Publication Date Title
US6448636B2 (en) Multi-layered integrated semiconductor device incorporating electrically connected integrated circuit chips and monitoring pads
US7965095B2 (en) Separate testing of continuity between an internal terminal in each chip and an external terminal in a stacked semiconductor device
US5909112A (en) Configuration and test process for semiconductor overcurrent detecting circuit
US9391447B2 (en) Interposer to regulate current for wafer test tooling
KR100967727B1 (en) Integrated circuit with power supply test interface
US20040150089A1 (en) Test circuit and multi-chip package type semiconductor device having the test circuit
US4720671A (en) Semiconductor device testing device
US9726709B2 (en) Semiconductor chip and method for detecting disconnection of wire bonded to semiconductor chip
JP3963952B2 (en) Method for testing connections including conductors in integrated circuits
JP2011196813A (en) Method and system of testing semiconductor integrated circuit
US7622940B2 (en) Semiconductor device having contact failure detector
US10600698B2 (en) Semiconductor device, semiconductor chip, and test method for semiconductor chip
JPH098075A (en) Semiconductor device
JP4262996B2 (en) Semiconductor device
US4689550A (en) Method for adjusting an electronic circuit
US20070001705A1 (en) Integrated circuit and circuit board
US20110074438A1 (en) Stacked semiconductor device and method of connection test in the same
US20080211512A1 (en) Test circuit arrangement and testing method for testing of a circuit section
JP7392533B2 (en) inspection system
US20010054904A1 (en) Monitoring resistor element and measuring method of relative preciseness of resistor elements
US6703841B2 (en) Method for detecting a discontinuity in the electrical connections of a microchip and circuit using said method
TWI830323B (en) Semiconductor device and test method of semiconductor device
JP2884780B2 (en) TAB type semiconductor device
JP2024132808A (en) Semiconductor device, inspection device, and inspection method
JP2003121500A (en) Test device and test method of semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: ROHM CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUENAGA, YOSHIAKI;KISHINO, TATSUO;REEL/FRAME:010660/0913

Effective date: 20000210

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: ACHLYS TECHNOLOGIES INC., CANADA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ROHM CO., LTD.;REEL/FRAME:052273/0877

Effective date: 20190927