US20010054928A1 - High voltage charge pump circuit - Google Patents
High voltage charge pump circuit Download PDFInfo
- Publication number
- US20010054928A1 US20010054928A1 US09/922,982 US92298201A US2001054928A1 US 20010054928 A1 US20010054928 A1 US 20010054928A1 US 92298201 A US92298201 A US 92298201A US 2001054928 A1 US2001054928 A1 US 2001054928A1
- Authority
- US
- United States
- Prior art keywords
- stage
- gating
- signal
- transistor
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
- H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
- H02M3/073—Charge pumps of the Schenkel-type
Definitions
- the present invention relates generally to semiconductor integrated circuits. More particularly, it pertains to devices and methods to selectively transfer a high-voltage signal in a charge pump circuit.
- Integrated circuits often require supply voltages of greater potential than that provided by an external voltage source (external supply).
- Memory circuits such as dynamic random access memories (DRAMs) and video DRAMs require higher internal voltages to pre-charge memory word lines and the like.
- Flash memories may require high voltages for programming operations, such as erasing.
- Integrated circuits that are dependent upon a limited external power supply, such as a battery, must generate additional supply voltages using conversion circuitry.
- Charge pumps have been used as on-chip voltage generators capable of providing a voltage more positive than the most positive external supply or more negative than the most negative external supply.
- the external supply may already be at a high voltage level already.
- Life-cycle testing includes a high-voltage, high temperature test to eliminate integrated circuits that have an undesired probability of failure within a predetermined amount of time.
- the charge pump may generate from the high-voltage external supply an even higher voltage level than intended. This higher voltage level may cause damage to an integrated circuit, that otherwise may not have the undesired probability of failure, which reduces the yield of saleable integrated circuits during the manufacturing process.
- An illustrative embodiment includes a charge pump circuit.
- the charge pump circuit includes a gating stage to generate a gating signal; the gating stage includes at least one boosting stage to boost the gating signal to a predetermined level of energy.
- the charge pump circuit further includes an output stage having a first, a second, and a third connection; the first connection of the output stage is receptive to a high-voltage signal; the second connection of the output stage is coupled to the gating stage to receive the gating signal; and the third connection presents the high-voltage signal.
- the charge pump circuit further includes a bypass stage coupled to the gating stage to selectively act upon the boosting stage so as to allow the output stage to output a desired level of the high-voltage signal.
- the charge pump circuit includes a gating stage to generate a gating signal; the gating stage includes at least one boosting stage to boost the gating signal to a predetermined level of energy; the boosting stage includes a delay stage to assist the boosting stage to boost the gating signal to the predetermined level of energy.
- the charge pump circuit further includes an output stage having a first, a second, and a third connection; the first connection of the output stage is receptive to a high-voltage signal; the second connection of the output stage is coupled to the gating stage to receive the gating signal; and the third connection presents the high-voltage signal.
- the charge pump circuit further includes a bypass stage coupled to the gating stage to selectively act upon the gating stage so as to bypass the delay stage.
- the charge pump circuit includes a phase generator to generate a first and a second phase.
- the charge pump circuit further includes a gating stage to generate a gating signal; the gating stage includes a first and second boosting stage to boost the gating signal to a predetermined level of energy.
- the charge pump circuit further includes a high-voltage generator to provide a high-voltage signal; the high-voltage signal includes a first and a second main energy-storing device.
- the charge pump circuit further includes an output stage coupled to the gating stage; the output stage receives and outputs the high-voltage signal; the output stage includes a first and a second output device.
- the charge pump circuit further includes a bypass stage coupled to the gating stage to selectively act upon the gating stage so as to allow the output stage to output a desired level of the high-voltage signal; the bypass stage includes a first and a second bypassing circuit.
- FIG. 1 is a block diagram of a device according to an embodiment of the present invention.
- FIG. 2 is a block diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- FIG. 3 is a block diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- FIG. 4 is a block diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- FIGS. 5 A- 5 B are two parts of a circuit diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- FIG. 6 is a timing diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- the transistors described herein include transistors from bipolar-junction technology (BJT), field-effect technology (FET), or complementary metal-oxide-semiconductor (CMOS).
- BJT bipolar-junction technology
- FET field-effect technology
- CMOS complementary metal-oxide-semiconductor
- a metal-oxide-semiconductor (MOS) transistor includes a gate, a first node (drain) and a second node (source). Since a MOS is typically a symmetrical device, the true designation of “source” and “drain” is only possible once voltage is impressed on the terminals. The designations of source and drain herein should be interpreted, therefore, in the broadest sense.
- the term “energy-storing device” described herein includes any devices capable of storing charges.
- the term “energy-storing device” includes a capacitor.
- the capacitor described herein can be any capacitor fabricated on an integrated circuit using any fabrication technique.
- the energy-storing device described herein, however, may be fabricated as an n-channel transistor; the transistor's source and drain are connected together to form one conductive plate, its gate forms the other conductive plate, and the oxide layer forms the dielectric.
- pre-charging device includes any devices capable of providing charges to maintain a predetermined level of charges in an energy-storing device while a system that includes the energy-storing device is turned off.
- the reason for pre-charging is thus: the energy-storing device may have to store a large amount of charges to enable a charge pump circuit to provide a high-voltage signal. Without pre-charging, an undesired amount of time may have to be taken once the system is turned on to charge the energy-storing device.
- the pre-charging device described herein can be a square-law device.
- the pre-charging device described herein can be any transistor fabricated on an integrated circuit using any fabrication technique.
- the pre-charging device described herein may be fabricated as an n-channel transistor with its drain and gate connected together; the drain is connected to an external supply.
- the term “charging device” described herein includes any devices capable of charging an energy-storing device up to the level of the external supply.
- the purpose of the charging device is to charge the energy-storing device to compensate for any level degradation that may occur from the pre-charged process.
- the charging device described herein can be any transistor fabricated on an integrated circuit using any fabrication technique.
- the charging device described herein, however, may be fabricated as an n-channel transistor. This transistor may be configured with its drain connected to an external supply.
- the embodiments of the present invention focus on the problem of controlling the formation of high-voltage signals in a charge pump circuit when the external supply is already at a high voltage level.
- One such case includes a burn-in test. This test is a specific implementation of a life-cycle testing strategy designed to eliminate from the yield process manufactured integrated circuits that have an undesired probability of failure within a predetermined amount of time in operation.
- an integrated circuit is produced as the result of fabrication techniques. Then, the integrated circuit goes through assembly operations. At this point, the integrated circuit is operational. However, there is a probability that the integrated circuit may include defects, such as marginal gate oxide, weak source-drain junction, or both. This probability is a measure of the likelihood that the integrated circuit may fail prematurely during operation in the field.
- the integrated circuit is placed in an oven at about 125 degrees Celsius.
- the voltages used in the burn-in test vary depending on the thickness of the gate oxide of the integrated circuit. In general, these voltages are at a high voltage level. The charge-pump circuit responsive to such a high voltage level produces even higher voltages. These higher voltages may damage integrated circuits that may not have the undesired probability of premature failure.
- the embodiments of the present invention inhibit these higher voltages from being formed in a charge pump circuit when the external supply is already at a high voltage level.
- FIG. 1 is a block diagram of a device according to an embodiment of the present invention.
- the device 100 has a charge pump 102 , an oscillator 106 , and operational circuit 104 .
- the operational circuit 104 can be any functional circuit; for example, a memory device such as a dynamic random access memory (DRAM) or flash.
- the charge pump 102 converts Vcc provided by an external power supply into a higher potential Vccp.
- the operational circuit 104 therefore, has both Vcc and Vccp available.
- FIG. 2 is a block diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- the charge pump circuit 200 includes a gating stage 202 .
- the gating stage 202 generates a gating signal to control an output stage 208 .
- the output stage 208 is receptive to at least one high-voltage signal from a high-voltage generator 210 .
- an output load such as the capacitor 220
- linear, non-linear, or a combination of linear and non-linear elements may be placed upon the node 218 to function as an output load.
- the gating stage 202 also includes a boosting stage 204 .
- the boosting stage 204 boosts the gating signal to a predetermined voltage level.
- the output stage 208 may output the high-voltage signal without any degradation.
- degradation means the inclusion of level degradation associated with a slight reduction in the level of the high-voltage signal due to the threshold voltage associated with n-channel transistors.
- the boosting stage 204 includes a delay stage 216 .
- the delay stage 216 assists the boosting stage 204 to boost the gating signal to the predetermined voltage level.
- such delay may be greater than about four nanoseconds depending on the configuration of the charge pump circuit 200 .
- such delay may be less than about four nanoseconds depending on the configuration of the charge pump circuit 200 .
- the charge pump circuit 200 also includes a bypass stage 212 .
- the bypass stage 212 selectively acts upon the gating stage 202 to bypass the ability of the gating stage 202 to present a certain level of the gating signal.
- the bypass stage 212 selectively acts upon the boosting stage 204 to bypass the ability of the boosting stage 204 to boost the gating signal.
- the bypass stage 212 selective acts upon the delay stage 216 to bypass the ability of the delay stage 216 to assist the boosting stage to boost the gating signal.
- the output stage 208 presents a desired output voltage signal that would inhibit damage to circuitry or semiconductor breakdown due to the selective acts of the bypass stage 212 .
- FIG. 3 is a block diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- FIG. 3 contains elements similar to those described in FIG. 2. The above descriptions of similar elements are incorporated here in full.
- the charge pump circuit 300 includes a breakdown inhibitor 312 .
- the breakdown inhibitor 312 inhibits semiconductor breakdown in the charge pump circuit 300 .
- Gate oxide is the framework that allows an electric field to be created inside a transistor to render the flow of current controllable.
- Gate oxide is typically grown over the substrate of the transistor. This gate oxide layer is essentially insulated from the rest of the transistor. This construction gives transistors that use gate oxide technology an extremely high gate-input resistance. The dimensions, width and length, of the gate oxide are considered to be important because these dimensions define the active channel of the transistor.
- the gate oxide may break down. Such breakdown collapses the framework or the active channel that allows the electric field to be formed in the transistor, and thus, renders the transistor unusable.
- the breakdown of the source-drain junction affects the voltage-current characteristics of a transistor.
- a diode can be assumed to model the behavior of the source-drain junction. This diode can be controlled to operate the transistor in at least two well-known states: forward-bias and reverse-bias.
- forward-bias When the charge pump circuit builds up from a high external supply an even higher output voltage, the source-drain junction may temporarily break down. In other words, the assumed diode may temporarily break down to behave more like a short circuit rather than maintain the characteristics of a diode.
- the breakdown inhibitor 312 senses when a high voltage level may cause semiconductor breakdowns in the charge pump circuit 300 .
- the breakdown inhibitor 312 selectively acts upon the gating stage 302 so that the gating stage 302 may provide a gating signal at a predetermined level to the output stage 308 .
- the output stage 308 outputs a voltage level less than the input voltage received from the high-voltage generator 310 .
- FIG. 4 is a block diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- a charge pump circuit 400 includes stages, circuits, and devices that will be described herein.
- the charge pump circuit 400 includes two parallel sets of stages, circuits, or devices.
- one set of the stages, circuits, or devices will be discharging to provide a desired level of high-voltage output
- the other set of stages, circuits, or devices will be charging up. Once the one set of the stages, circuits, or devices discharges, the other set will then discharge.
- the charge pump circuit 400 “pumps” charges so as to maintain the desired level of high-voltage output.
- the charge pump circuit 400 includes a phase generator 424 .
- the phase generator 424 generates two signals, ⁇ 0 and ⁇ 180 , that can be interpreted as out of phase with respect to each other by about 180 degrees. These signals enable the charge pump circuit 400 to alternatively activate a set of stages, circuits, or devices to pump charges. In one embodiment, these two signals can be at logic level 0 or 1. In another embodiment, these two signals may not have the same logic level for a certain period of time for stable circuit operation.
- the generated signal ⁇ 0 is presented to a first set of stages, circuits, or devices. Specifically, the generated signal ⁇ 0 is presented to a first boosting stage 404 0 of a gating stage 402 , a first bypass circuit 412 0 , and a first main energy-storing device of a high-voltage generator 410 .
- the first boosting stage 404 0 boosts a gating signal to a predetermined level and presents this gating signal to a first output device 408 0 of an output stage 408 .
- This boosted gating signal allows the first output device 408 0 to present a high-voltage signal provided by the first main energy-storing device 422 0 of the high-voltage generator 410 at node 418 .
- a load 420 is placed across the node 418 .
- the generated signal ⁇ 180 is presented to a second set of stages, circuits, or devices. Specifically, the generated signal ⁇ 180 is presented to a second boosting stage 404 1 of the gating stage 402 , a second bypass circuit 412 1 , and a second main energy-storing device of the high-voltage generator 410 .
- the second boosting stage 404 1 boosts another gating signal to a predetermined level and presents this gating signal to a second output device 408 1 of the output stage 408 .
- This boosted gating signal allows the second output device 408 1 to present another high-voltage signal provided by the second main energy-storing device 422 1 of the high-voltage generator 410 at node 418 .
- the signals ⁇ 0 and ⁇ 180 are at a level that would activate one set of stages, circuits, or devices. For example, while ⁇ 0 is at a logic level 1, the first set of stages, circuits, or devices will be discharging to output a high-voltage signal to node 418 ; ⁇ 180 will be at a logic level 0 and the second set of stages, circuits, or devices will be charging up.
- ⁇ 180 will be at a logic level 1 and the second set of stages, circuits, or devices will now be discharging to maintain the high-voltage signal at node 418 ; during this time period, ⁇ 0 will be at a logic level 0 and the first set of stages, circuits, or devices will be charging up. This process continues the outputting of the high-voltage signal at node 418 .
- either the first bypass circuit 412 0 or the second bypass circuit 412 1 may selectively bypass the boosting of the gating signal in the activated set of stages, circuits, or devices so as to inhibit the undesired high-voltage signal from being presented at node 418 .
- either the first bypass circuit 412 0 or the second bypass circuit 412 1 forces the gating signal to be presented to the output stage 408 contemporaneously with the presentation of the high-voltage signal from the high-voltage generator 410 ; in this embodiment, since the gating signal did not have time to be boosted, the output stage 408 presents a desired level of the high-voltage signal.
- FIGS. 5 A- 5 B are two parts of a circuit diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- the charge pump circuit 500 includes a signal interface 532 .
- the signal interface 532 is receptive of the POSC signal S 526 , the BIOPT signal S 528 , and the BYPASS signal S 530 .
- the signal interface 532 is composed of input pins in an integrated circuit (not shown) that includes the charge pump circuit 500 .
- the POSC signal S 526 provides timing to the charge pump circuit 500 .
- the POSC signal S 526 is a symmetrical signal with a predetermined period that is generated from an external oscillator circuit (not shown).
- the BIOPT signal S 528 controls whether the charge pump circuit 500 is to pump charges. When the BIOPT signal S 528 is at a high level, the charge pump circuit is disengaged from pumping charges. When the BIOPT signal S 528 is at a low level, the charge pump circuit is engaged in pumping charges.
- the BYPASS signal S 530 controls whether a gating signal would be boosted to enable the outputting of a full high-voltage signal at the output stage. How the BYPASS signal S 530 controls the boosting of the gating signal will be discussed herein.
- phase generator 524 The purpose of the phase generator 524 is to drive two parallel circuits of the charge pump circuit 500 . When one of these two parallel circuits is producing a pumped high voltage level, the other is charging up. The phase generator 524 alternatively drives these two parallel circuits.
- the output signal of the NOR gate N 530 is at a high level.
- This signal of the NOR gate N 530 is input into an inverter I 532 and a NAND gate N 534 , of an SR latch L 534 .
- the inverter I 532 inverts the high-level signal and presents a low-level signal to the NAND gate N 534 0 of the SR latch L 534 .
- the NAND gate N 534 0 of the SR latch L 534 in response to the low-level signal produces a high-level signal at node E.
- the NAND gate N 534 1 of the SR latch L 534 produces a low-level signal at node F.
- the high-level signal at node E is presented to an inverter I 539 .
- the inverter I 539 inverts the high-level signal and presents a low-level signal to a NAND gate N 536 0 of an SR latch L 536 .
- the NAND gate N 536 0 of the SR latch L 536 in response to the low-level signal produces a high-level signal at node G.
- the high-level signal at node E is also presented to a delay stage 516 0 .
- the delay stage 516 0 will be discussed below
- the low-level signal at node F is presented to an inverter I 540 .
- the inverter I 540 inverts the low-level signal at node F and presents a high-level signal to a NAND gate N 536 1 of the SR latch L 536 .
- the NAND gate N 536 1 of the SR latch L 536 produces a low-level signal at node H.
- the low-level signal at node F is also presented to a delay stage 516 1 .
- the delay stage 516 1 will be discussed below.
- nodes E, F, G, and H are output nodes of the phase generator 524 .
- the driver stage 538 0 includes a series of cascading inverters I 540 , I 542 , I 544 , and I 546 .
- the purpose of these inverters is to drive the input signal from node G to ensure that there are adequate edge rates. This input signal may need to maintain a certain integrity when it is passed on to subsequent stages of the charge pump circuit 500 .
- the term “drive” is understood to mean the inclusion of maintaining an acceptable level of rise and fall times of an alternating signal.
- each succeeding inverter of the driver stage 538 0 is at a predetermined size. In one embodiment, each succeeding inverter of the driver stage 538 0 is larger than the last inverter.
- the driver stage 538 0 reproduces a high-level signal at node I.
- the foregoing discussion regarding the driver stage 538 0 is also applicable to the driver stage 538 1 . Therefore, the above discussion is incorporated here in full to describe the driver stage 538 1 . Since a low-level signal is input into the driver stage 538 1 , the driver stage 538 1 reproduces a low-level signal at node J.
- the bypass stage includes a NAND gate N 505 .
- One input into the NAND gate N 505 includes the signal from node G, and the other input signal is from the BYPASS signal S 530 .
- the BYPASS signal S 530 is at a low level. Since one of the input signals into the NAND gate N 505 is low, the output of the NAND gate N 505 is high. This high-level signal is presented to the delay stage 516 0 , which will be described below.
- the bypass stage includes a NAND gate N 507 .
- One input into the NAND gate N 507 includes the signal from node H, and the other input signal is from the BYPASS signal S 530 .
- the BYPASS signal S 530 is at a low level. Since one of the input signals into the NAND gate N 507 is low, the output of the NAND gate N 507 is high. This high-level signal is presented to a delay stage 516 1 , which will be described below.
- the high-level signal at node I is presented to a high-voltage generator 522 0 .
- the high-level signal is presented to an energy-storing device T 556 of the high-voltage generator 522 0 .
- the energy-storing device T 556 has been pre-charged by a pre-charging device T 558 to a level near the external supply.
- the energy-storing device T 556 has also been charged up to the level of the external supply by the charging device T 562 .
- the gate of the charging device T 562 is receptive to the charges from the previous phase of the charge pump circuit 500 . Because the control of the gate of the charging device T 562 does not limit the present invention, it is not presented in full detail here.
- the high-voltage generator 522 0 also includes a coupling device T 560 .
- the purpose of the coupling device T 560 is to couple the high-voltage generator 522 0 and a boosting stage of the charge pump circuit 500 , which will be discussed herein.
- the coupling device T 560 is a square-law device, such as a diode.
- the coupling device T 560 is a transistor; the drain of the transistor is connected to the gate of the transistor; the drain of the transistor is coupled to the boosting stage; the source is connected to one of the plates of the energy-storing device T 556 .
- the high-voltage generator 522 1 includes an energy-storing device T 564 , a pre-charging device T 566 , a charging device T 570 , and a coupling device T 568 .
- this high-level signal at node I is presented to the energy-storing device T 556 .
- the energy-storing device T 556 has been charged up to the level of the external supply Vcc by the charging device T 562 .
- the energy-storing device T 556 will be charged up from the voltage level Vcc to a higher voltage level above Vcc (hereinafter, 2Vcc).
- 2Vcc means the inclusion of a voltage level that is nearly twice the voltage level Vcc.
- the term “2Vcc” means the inclusion of a voltage level that is precisely twice the voltage level Vcc.
- the energy-storing device T 556 stores an amount of charges that generates a 2Vcc voltage level.
- the 2Vcc voltage level is presented at node A.
- This 2Vcc voltage level at node A is presented to an output stage 508 . Specifically, the 2Vcc voltage level is presented to a drain of a transistor T 508 0 . As will be discussed herein, since the transistor T 508 0 is not yet conducting current, the charges stored in the energy-storing device T 556 are maintained, and the 2Vcc voltage level continues to be presented at node A. The reason the transistor T 508 0 is not conducting current is that the charges provided at node C are not sufficient to forward-bias the transistor T 508 0 .
- the output stage 508 comprises at least one output device.
- This output device includes a first, a second, and a third connection.
- the output stage 508 comprises at least one transistor.
- This transistor includes a gate, a drain, and a source.
- the high-level signal is also presented to a boosting stage 504 0 .
- the high-level signal is provided to an energy-storing device T 572 of the boosting stage 504 0 .
- the energy-storing device T 572 has been pre-charged by a pre-charging device T 578 to a level near that of the external supply.
- the energy-storing device T 572 has also been charged up to the level of the external supply by the charging device T 576 .
- the gate of the charging device T 576 is receptive to the charges from the previous phase of the charge pump circuit 500 . Because the control of the gate of the charging device T 576 does not limit the present invention, it is not presented in full detail here.
- the energy-storing device T 572 when the high-level signal is presented to the energy-storing device T 572 , the energy-storing device T 572 will be charged up from the voltage level Vcc to 2Vcc. Hence, the energy-storing device T 572 stores an amount of charges that generates a 2Vcc voltage level.
- the boosting stage 504 0 includes a charge-transfer device T 574 .
- the charge-transfer device T 574 is a transistor with its drain connected to the energy-storing device T 572 , its gate connected to node A, and its source connected to an energy-storing device T 580 of the boosting stage 504 0 .
- the voltage at node A is at a 2Vcc voltage level.
- the charge-transfer device T 574 is forward-biased and allows charges to flow from the energy-storing device T 572 to the energy-storing device T 580 .
- the energy-storing device T 580 has been pre-charged by a pre-charging device T 582 to a level near the external supply.
- the energy-storing device T 580 has also been charged up to the level of the external supply Vcc by the charging device T 584 .
- the gate of the charging device T 584 is receptive to the charges from the previous phase of the charge pump circuit 500 . Because the control of the gate of the charging device T 584 does not limit the present invention, it is not presented in full detail here.
- the energy-storing device T 580 stores this additional amount of charges.
- this additional amount of charges plus the stored charges generate a slightly higher voltage level than Vcc at node C.
- this higher voltage level is the sum of Vcc and Vt (hereinafter, Vcc+Vt).
- Vt is the threshold voltage of a transistor that when applied at the proper polarity will transition the transistor into a forward-biased state.
- the charges in the energy-storing device T 580 flow to node C wherein the charges are presented to the output stage 508 . Specifically, the charges are presented to a gate of the transistor T 508 0 . This amount of charges from the energy-storing device T 580 is not sufficient to forward-bias the transistor T 508 0 .
- the boosting stage 504 1 includes an energy-storing device T 586 , a pre-charging device T 591 , a charging device T 590 , a charge-transfer device T 588 , an energy-storing device T 592 , a pre-charging device T 593 , and a charging device T 594 .
- the high-level signal at node I is presented to the delay stage 516 1 .
- the high-level signal is presented to two delay devices, D 595 and D 596 .
- These delay devices serve to delay the boosting of the energy-storing device T 592 .
- Such delay allows the energy-storing device T 592 to receive additional charges flowing from the energy-storing device T 586 through the charge-transfer device T 588 .
- each delay device delays a signal by about two nanoseconds.
- the delayed high-level signal is presented to the NAND gate N 597 .
- the other input signal to the NAND gate N 597 is from the bypass stage 512 1 , specifically from NAND gate N 507 . As discussed above, this signal from NAND gate N 507 is a high-level signal. Since both inputs to the NAND gate N 597 are both at a high level, the output of the NAND gate N 597 is low.
- This low-level signal is presented to a NAND gate N 598 .
- the other input signal into the NAND gate N 598 is from node F. As discussed above, this signal is at a low level. Because one of the input signals into the NAND gate N 598 is a low-level signal, the output of the NAND gate N 598 is a high-level signal.
- This high-level signal is presented to a series of cascaded inverters, I 599 , I 501 , and I 503 . These series of cascaded inverters help to drive an input signal toward the energy-storing device T 592 . Because a high-level signal is presented to this series of cascaded inverters, the inverters present a low-level signal to the energy-storing device T 592 .
- this low-level signal is insufficient to charge the energy-storing device T 592 to a predetermined quantity of charges that may be needed to output a high-voltage signal at output transistor T 508 1 . Because the energy-storing device T 592 is not charged up to the predetermined quantity, an insufficient level of charges will flow from the energy-storing device T 592 to the gate of the output transistor T 508 1 . The transistor T 508 1 therefore is not forward-biased to output any voltage signal for this particular phase.
- the low-level signal at node J is presented to the energy-storing device T 564 .
- This low-level signal is insufficient to charge the energy-storing device T 564 to a level of charges sufficient to provide a pumped high-voltage level.
- the low-level signal at node J is also presented to the energy-storing device T 586 .
- the low-level signal is also insufficient to charge the energy-storing device T 586 to a level of charges to boost the charges at the energy-storing device T 592 .
- the low-level signal at node J is presented to the delay stage 516 0 .
- the low-level signal is presented to two delay devices, D 509 and D 511 .
- These delay devices serve to delay the boosting of the energy-storing device T 580 .
- Such delay allows the energy-storing device T 580 to receive additional charges flowing from the energy-storing device T 572 through the transfer charge device T 574 .
- each delay device delays a signal by about two nanoseconds.
- the delayed low-level signal is presented to the NAND gate N 513 .
- the other input signal to the NAND gate N 513 is from the bypass stage 512 0 , specifically from NAND gate N 505 .
- one input into the NAND gate N 505 includes the high-level signal from node G, and the other input signal is from the BYPASS signal S 530 .
- the BYPASS signal S 530 is at a low level. Since one of the input signals into the NAND gate N 505 is low, the output of the NAND gate N 505 is high. This high-level signal is presented to the NAND gate N 513 of the delay stage 516 0 . Because one of the inputs to the NAND gate N 513 is at a low level, the output of the NAND gate N 513 is high.
- This high-level signal is presented to a NAND gate N 515 .
- the other input signal into the NAND gate N 515 is from node E. As discussed above, this signal is a high-level signal. Because both input signals into the NAND gate N 598 are at a high level, the output of the NAND gate N 515 is a low-level signal.
- This low-level signal is presented to a series of cascaded inverters, I 517 , I 519 , and I 521 .
- This series of cascaded inverters help to drive an input signal toward the energy-storing device T 580 . Because a low-level signal is presented to this series of cascaded inverters, the inverters present a high-level signal to the energy-storing device T 580 .
- this high-level signal is sufficient to substantially charge the energy-storing device T 580 to a predetermined quantity of charges so as to provide for a voltage level of 2Vcc+Vt at node C.
- These charges flow from the energy-storing device T 580 to the gate of the output transistor T 508 0 .
- This amount of charges allows the transistor T 508 0 to fully output a high-voltage signal without degradation, such as from a threshold voltage drop.
- the transistor T 508 0 therefore is forward-biased to conduct current from its drain to the output node Vccp.
- an output load (not shown) is connected between the output node Vccp and ground.
- the output transistor T 508 0 is conducting current, the charges in the energy storing device T 556 flow away from the energy-storing device T 556 to node A. Additionally, charges from energy-storing device T 572 will flow to node C. Then, a portion of these charges and the charges of T 580 will flow through the coupling device T 560 to join the charges at node A. At node A, the charges flow through the drain and the source of the output transistor T 508 0 . Then the charges flow toward the output node Vccp. At the output node Vccp, the charges flow through the output load, and discharge to ground. In one embodiment, this amount of charges allows a 2Vcc voltage to be presented at the output node Vccp.
- the voltage presented at the output node Vccp may be at an even greater voltage level. As discussed heretofore, this greater voltage level may damage the charge pump circuit 500 or other circuits in the vicinity of the charge pump circuit 500 .
- this greater voltage level can be controlled by either the bypass stage 512 0 or the bypass stage 512 1 depending on the phase generated by the phase generator 524 .
- the term control is understood to mean the inclusion of diminishing the greater voltage level to a level that will not damage the charge pump circuit or other circuits.
- this control can be accomplished by inhibiting the energy-storing device T 580 from boosting up from the additional charges flowing from the energy-storing device T 572 , or inhibiting the energy-storing device T 592 from boosting up from the additional charges flowing from the energy-storing device T 586 , depending on the phase generated by the phase generator 524 .
- Such control can also be accomplished by providing a BYPASS signal S 530 .
- a BYPASS signal S 530 For illustrative purposes only, suppose the BYPASS signal S 530 is at a high level.
- the NAND gate N 505 of the bypass stage 512 0 receives the signal at node G which is high and the BYPASS signal S 530 which is also high. Because both the input signals are high, the NAND gate N 505 outputs a low-level signal.
- This low-level signal is input into the NAND gate N 513 of the delay stage 516 0 .
- the other input signal into the NAND gate N 513 is a delayed low-level signal.
- this delayed low-level signal is considered to be a don't care signal because the signal from the NAND gate N 505 is at a low level.
- the NAND gate N 513 outputs a high-level signal irrespective of the level of signal from the delay devices D 511 and D 509 .
- the delay devices D 511 and D 509 are essentially bypassed by the bypass phase 512 0 .
- the high-level signal from the NAND gate N 513 is presented to the NAND gate N 515 .
- the other input signal, as previously discussed, from node E is also at a high level. Therefore, the NAND gate N 515 outputs a low-level signal.
- This low-level signal is driven by the inverters, I 517 , I 519 , and I 521 toward the energy-storing device T 580 .
- the low-level signal is inverted by I 521 to a high-level signal.
- This high-level signal is presented to the energy-storing device T 580 .
- the high-level signal boosts the charges stored in the energy-storing device T 580 to a predetermined level that will impose a 2Vcc voltage level at node C. Because the delay devices D 511 and D 509 were bypassed by the bypass stage 512 0 , the charges in the energy-storing device T 572 may not have an opportunity to additionally boost the charges in the energy-storing device T 580 . The charges from T 580 flow toward the gate of the output transistor T 580 0 . This amount of charges is sufficient to output a high voltage level but not as high as it would have been had the energy-storing device T 572 had an opportunity to boost the energy-storing device T 580 .
- FIG. 6 is a timing diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- FIG. 6 shows the timings for a portion of a charge pump circuit as discussed in FIGS. 5 A- 5 B. Circuit elements of FIGS. 5 A- 5 B that are similar to those whose timings are show in FIG. 6 have similar timings also.
- Devices and methods have been described to output a high-voltage signal in a charge pump circuit.
- the embodiments as described allow a high-voltage signal to be output from a charge pump circuit without level degradation.
- the charge pump circuit may generate a high-voltage signal at a level that may damage circuitry of the charge pump circuit or other circuits in the vicinity of the charge pump circuit, a bypass process is initiated to inhibit such a high-voltage signal from being output.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Dc-Dc Converters (AREA)
Abstract
Description
- The present invention relates generally to semiconductor integrated circuits. More particularly, it pertains to devices and methods to selectively transfer a high-voltage signal in a charge pump circuit.
- Integrated circuits often require supply voltages of greater potential than that provided by an external voltage source (external supply). Memory circuits such as dynamic random access memories (DRAMs) and video DRAMs require higher internal voltages to pre-charge memory word lines and the like. Flash memories may require high voltages for programming operations, such as erasing. Integrated circuits that are dependent upon a limited external power supply, such as a battery, must generate additional supply voltages using conversion circuitry. Charge pumps have been used as on-chip voltage generators capable of providing a voltage more positive than the most positive external supply or more negative than the most negative external supply.
- In certain circumstances, the external supply may already be at a high voltage level already. One such circumstance includes life-cycle testing of an integrated circuit during the manufacturing process. Life-cycle testing includes a high-voltage, high temperature test to eliminate integrated circuits that have an undesired probability of failure within a predetermined amount of time. In this test, the charge pump may generate from the high-voltage external supply an even higher voltage level than intended. This higher voltage level may cause damage to an integrated circuit, that otherwise may not have the undesired probability of failure, which reduces the yield of saleable integrated circuits during the manufacturing process.
- Several techniques have been introduced in an attempt to alleviate the problem, including the use of diode clamps and diode stacks. However, these techniques are engaged after the integrated circuit has built up a potentially damaging level of voltage, making the effectiveness of these techniques questionable. Additionally, these techniques cannot be turned on or off as needed.
- Thus, what is needed are devices and methods to selectively control the generation of high voltages in charge pump circuits.
- The above mentioned problems with charge pump circuits and other problems are addressed by the present invention and will be understood by reading and studying the following specification. Devices and methods are described which accord these benefits.
- An illustrative embodiment includes a charge pump circuit. The charge pump circuit includes a gating stage to generate a gating signal; the gating stage includes at least one boosting stage to boost the gating signal to a predetermined level of energy. The charge pump circuit further includes an output stage having a first, a second, and a third connection; the first connection of the output stage is receptive to a high-voltage signal; the second connection of the output stage is coupled to the gating stage to receive the gating signal; and the third connection presents the high-voltage signal. The charge pump circuit further includes a bypass stage coupled to the gating stage to selectively act upon the boosting stage so as to allow the output stage to output a desired level of the high-voltage signal.
- Another illustrative embodiment includes a charge pump circuit. The charge pump circuit includes a gating stage to generate a gating signal; the gating stage includes at least one boosting stage to boost the gating signal to a predetermined level of energy; the boosting stage includes a delay stage to assist the boosting stage to boost the gating signal to the predetermined level of energy. The charge pump circuit further includes an output stage having a first, a second, and a third connection; the first connection of the output stage is receptive to a high-voltage signal; the second connection of the output stage is coupled to the gating stage to receive the gating signal; and the third connection presents the high-voltage signal. The charge pump circuit further includes a bypass stage coupled to the gating stage to selectively act upon the gating stage so as to bypass the delay stage.
- Another illustrative embodiment includes a charge pump circuit. The charge pump circuit includes a phase generator to generate a first and a second phase. The charge pump circuit further includes a gating stage to generate a gating signal; the gating stage includes a first and second boosting stage to boost the gating signal to a predetermined level of energy. The charge pump circuit further includes a high-voltage generator to provide a high-voltage signal; the high-voltage signal includes a first and a second main energy-storing device. The charge pump circuit further includes an output stage coupled to the gating stage; the output stage receives and outputs the high-voltage signal; the output stage includes a first and a second output device. The charge pump circuit further includes a bypass stage coupled to the gating stage to selectively act upon the gating stage so as to allow the output stage to output a desired level of the high-voltage signal; the bypass stage includes a first and a second bypassing circuit.
- These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.
- FIG. 1 is a block diagram of a device according to an embodiment of the present invention.
- FIG. 2 is a block diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- FIG. 3 is a block diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- FIG. 4 is a block diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- FIGS.5A-5B are two parts of a circuit diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- FIG. 6 is a timing diagram illustrating a charge pump circuit according to one embodiment of the present invention.
- In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention.
- The transistors described herein include transistors from bipolar-junction technology (BJT), field-effect technology (FET), or complementary metal-oxide-semiconductor (CMOS). A metal-oxide-semiconductor (MOS) transistor includes a gate, a first node (drain) and a second node (source). Since a MOS is typically a symmetrical device, the true designation of “source” and “drain” is only possible once voltage is impressed on the terminals. The designations of source and drain herein should be interpreted, therefore, in the broadest sense.
- The terms “high” and “low” as used herein refer to Vcc, the supply voltage, and ground, respectively. The term “external supply” as used herein refers to Vcc, the supply voltage.
- The term “energy-storing device” described herein includes any devices capable of storing charges. The term “energy-storing device” includes a capacitor. The capacitor described herein can be any capacitor fabricated on an integrated circuit using any fabrication technique. The energy-storing device described herein, however, may be fabricated as an n-channel transistor; the transistor's source and drain are connected together to form one conductive plate, its gate forms the other conductive plate, and the oxide layer forms the dielectric.
- The term “pre-charging device” described herein includes any devices capable of providing charges to maintain a predetermined level of charges in an energy-storing device while a system that includes the energy-storing device is turned off. The reason for pre-charging is thus: the energy-storing device may have to store a large amount of charges to enable a charge pump circuit to provide a high-voltage signal. Without pre-charging, an undesired amount of time may have to be taken once the system is turned on to charge the energy-storing device. The pre-charging device described herein can be a square-law device. The pre-charging device described herein can be any transistor fabricated on an integrated circuit using any fabrication technique. The pre-charging device described herein, however, may be fabricated as an n-channel transistor with its drain and gate connected together; the drain is connected to an external supply.
- The term “charging device” described herein includes any devices capable of charging an energy-storing device up to the level of the external supply. The purpose of the charging device is to charge the energy-storing device to compensate for any level degradation that may occur from the pre-charged process. The charging device described herein can be any transistor fabricated on an integrated circuit using any fabrication technique. The charging device described herein, however, may be fabricated as an n-channel transistor. This transistor may be configured with its drain connected to an external supply.
- The embodiments of the present invention focus on the problem of controlling the formation of high-voltage signals in a charge pump circuit when the external supply is already at a high voltage level. One such case includes a burn-in test. This test is a specific implementation of a life-cycle testing strategy designed to eliminate from the yield process manufactured integrated circuits that have an undesired probability of failure within a predetermined amount of time in operation.
- In the manufacturing process, an integrated circuit is produced as the result of fabrication techniques. Then, the integrated circuit goes through assembly operations. At this point, the integrated circuit is operational. However, there is a probability that the integrated circuit may include defects, such as marginal gate oxide, weak source-drain junction, or both. This probability is a measure of the likelihood that the integrated circuit may fail prematurely during operation in the field. In one embodiment of the application of the burn-in test, the integrated circuit is placed in an oven at about 125 degrees Celsius. The voltages used in the burn-in test vary depending on the thickness of the gate oxide of the integrated circuit. In general, these voltages are at a high voltage level. The charge-pump circuit responsive to such a high voltage level produces even higher voltages. These higher voltages may damage integrated circuits that may not have the undesired probability of premature failure.
- The embodiments of the present invention inhibit these higher voltages from being formed in a charge pump circuit when the external supply is already at a high voltage level.
- FIG. 1 is a block diagram of a device according to an embodiment of the present invention. The
device 100 has acharge pump 102, anoscillator 106, andoperational circuit 104. Theoperational circuit 104 can be any functional circuit; for example, a memory device such as a dynamic random access memory (DRAM) or flash. Thecharge pump 102 converts Vcc provided by an external power supply into a higher potential Vccp. Theoperational circuit 104, therefore, has both Vcc and Vccp available. - FIG. 2 is a block diagram illustrating a charge pump circuit according to one embodiment of the present invention. The
charge pump circuit 200 includes agating stage 202. Thegating stage 202 generates a gating signal to control anoutput stage 208. - The
output stage 208 is receptive to at least one high-voltage signal from a high-voltage generator 210. In one embodiment, atnode 218, an output load, such as thecapacitor 220, may be placed upon thenode 218 and ground. However, in other embodiments, linear, non-linear, or a combination of linear and non-linear elements may be placed upon thenode 218 to function as an output load. - The
gating stage 202 also includes a boostingstage 204. The boostingstage 204 boosts the gating signal to a predetermined voltage level. In one embodiment, once the boostingstage 204 boosts the gating signal to the predetermined voltage level, theoutput stage 208 may output the high-voltage signal without any degradation. The term degradation means the inclusion of level degradation associated with a slight reduction in the level of the high-voltage signal due to the threshold voltage associated with n-channel transistors. - The boosting
stage 204 includes adelay stage 216. Thedelay stage 216 assists the boostingstage 204 to boost the gating signal to the predetermined voltage level. In one embodiment, such delay may be greater than about four nanoseconds depending on the configuration of thecharge pump circuit 200. In another embodiment, such delay may be less than about four nanoseconds depending on the configuration of thecharge pump circuit 200. - The
charge pump circuit 200 also includes abypass stage 212. In one embodiment, thebypass stage 212 selectively acts upon thegating stage 202 to bypass the ability of thegating stage 202 to present a certain level of the gating signal. In another embodiment, thebypass stage 212 selectively acts upon the boostingstage 204 to bypass the ability of the boostingstage 204 to boost the gating signal. In yet another embodiment, thebypass stage 212 selective acts upon thedelay stage 216 to bypass the ability of thedelay stage 216 to assist the boosting stage to boost the gating signal. In all embodiments, theoutput stage 208 presents a desired output voltage signal that would inhibit damage to circuitry or semiconductor breakdown due to the selective acts of thebypass stage 212. - FIG. 3 is a block diagram illustrating a charge pump circuit according to one embodiment of the present invention. FIG. 3 contains elements similar to those described in FIG. 2. The above descriptions of similar elements are incorporated here in full. The
charge pump circuit 300 includes abreakdown inhibitor 312. Thebreakdown inhibitor 312 inhibits semiconductor breakdown in thecharge pump circuit 300. - Semiconductor breakdowns in the
charge pump circuit 300 include breakdowns of gate oxide and breakdowns of source-drain junction. Gate oxide is the framework that allows an electric field to be created inside a transistor to render the flow of current controllable. Gate oxide is typically grown over the substrate of the transistor. This gate oxide layer is essentially insulated from the rest of the transistor. This construction gives transistors that use gate oxide technology an extremely high gate-input resistance. The dimensions, width and length, of the gate oxide are considered to be important because these dimensions define the active channel of the transistor. When the charge pump circuit builds up from a high external supply an even higher output voltage, the gate oxide may break down. Such breakdown collapses the framework or the active channel that allows the electric field to be formed in the transistor, and thus, renders the transistor unusable. - The breakdown of the source-drain junction affects the voltage-current characteristics of a transistor. In the physics of the formation of the source-drain junction, a diode can be assumed to model the behavior of the source-drain junction. This diode can be controlled to operate the transistor in at least two well-known states: forward-bias and reverse-bias. When the charge pump circuit builds up from a high external supply an even higher output voltage, the source-drain junction may temporarily break down. In other words, the assumed diode may temporarily break down to behave more like a short circuit rather than maintain the characteristics of a diode.
- Returning to the
charge pump circuit 300, thebreakdown inhibitor 312 senses when a high voltage level may cause semiconductor breakdowns in thecharge pump circuit 300. When thebreakdown inhibitor 312 senses such a high voltage level, in one embodiment, it selectively acts upon thegating stage 302 so that thegating stage 302 may provide a gating signal at a predetermined level to theoutput stage 308. In response to such a gating signal, theoutput stage 308 outputs a voltage level less than the input voltage received from the high-voltage generator 310. - FIG. 4 is a block diagram illustrating a charge pump circuit according to one embodiment of the present invention. A
charge pump circuit 400 includes stages, circuits, and devices that will be described herein. In one embodiment, thecharge pump circuit 400 includes two parallel sets of stages, circuits, or devices. In one embodiment, while one set of the stages, circuits, or devices will be discharging to provide a desired level of high-voltage output, the other set of stages, circuits, or devices will be charging up. Once the one set of the stages, circuits, or devices discharges, the other set will then discharge. Hence, thecharge pump circuit 400 “pumps” charges so as to maintain the desired level of high-voltage output. - The
charge pump circuit 400 includes aphase generator 424. Thephase generator 424 generates two signals, φ0 and φ180, that can be interpreted as out of phase with respect to each other by about 180 degrees. These signals enable thecharge pump circuit 400 to alternatively activate a set of stages, circuits, or devices to pump charges. In one embodiment, these two signals can be atlogic level - The generated signal φ0 is presented to a first set of stages, circuits, or devices. Specifically, the generated signal φ0 is presented to a first boosting stage 404 0 of a
gating stage 402, afirst bypass circuit 412 0, and a first main energy-storing device of a high-voltage generator 410. The first boosting stage 404 0 boosts a gating signal to a predetermined level and presents this gating signal to afirst output device 408 0 of anoutput stage 408. This boosted gating signal allows thefirst output device 408 0 to present a high-voltage signal provided by the first main energy-storing device 422 0 of the high-voltage generator 410 atnode 418. Aload 420 is placed across thenode 418. - The generated signal φ180 is presented to a second set of stages, circuits, or devices. Specifically, the generated signal φ180 is presented to a second boosting stage 404 1 of the
gating stage 402, asecond bypass circuit 412 1, and a second main energy-storing device of the high-voltage generator 410. The second boosting stage 404 1 boosts another gating signal to a predetermined level and presents this gating signal to asecond output device 408 1 of theoutput stage 408. This boosted gating signal allows thesecond output device 408 1 to present another high-voltage signal provided by the second main energy-storing device 422 1 of the high-voltage generator 410 atnode 418. - As described heretofore, only one of the signals φ0 and φ180 is at a level that would activate one set of stages, circuits, or devices. For example, while φ0 is at a
logic level 1, the first set of stages, circuits, or devices will be discharging to output a high-voltage signal tonode 418; φ180 will be at alogic level 0 and the second set of stages, circuits, or devices will be charging up. The next time period, φ180 will be at alogic level 1 and the second set of stages, circuits, or devices will now be discharging to maintain the high-voltage signal atnode 418; during this time period, φ0 will be at alogic level 0 and the first set of stages, circuits, or devices will be charging up. This process continues the outputting of the high-voltage signal atnode 418. - However, if either the
first bypass circuit 412 0 or thesecond bypass circuit 412 1 senses that the output high-voltage signal atnode 418 will be at an undesired level, either thefirst bypass circuit 412 0 or thesecond bypass circuit 412 1 may selectively bypass the boosting of the gating signal in the activated set of stages, circuits, or devices so as to inhibit the undesired high-voltage signal from being presented atnode 418. In one embodiment, either thefirst bypass circuit 412 0 or thesecond bypass circuit 412 1 forces the gating signal to be presented to theoutput stage 408 contemporaneously with the presentation of the high-voltage signal from the high-voltage generator 410; in this embodiment, since the gating signal did not have time to be boosted, theoutput stage 408 presents a desired level of the high-voltage signal. - FIGS.5A-5B are two parts of a circuit diagram illustrating a charge pump circuit according to one embodiment of the present invention. The
charge pump circuit 500 includes asignal interface 532. Thesignal interface 532 is receptive of the POSC signal S526, the BIOPT signal S528, and the BYPASS signal S530. In one embodiment, thesignal interface 532 is composed of input pins in an integrated circuit (not shown) that includes thecharge pump circuit 500. - The POSC signal S526 provides timing to the
charge pump circuit 500. The POSC signal S526 is a symmetrical signal with a predetermined period that is generated from an external oscillator circuit (not shown). The BIOPT signal S528 controls whether thecharge pump circuit 500 is to pump charges. When the BIOPT signal S528 is at a high level, the charge pump circuit is disengaged from pumping charges. When the BIOPT signal S528 is at a low level, the charge pump circuit is engaged in pumping charges. The BYPASS signal S530 controls whether a gating signal would be boosted to enable the outputting of a full high-voltage signal at the output stage. How the BYPASS signal S530 controls the boosting of the gating signal will be discussed herein. - The output of the NOR gate N530 is input into a
phase generator 524. The purpose of thephase generator 524 is to drive two parallel circuits of thecharge pump circuit 500. When one of these two parallel circuits is producing a pumped high voltage level, the other is charging up. Thephase generator 524 alternatively drives these two parallel circuits. - For illustrative purposes only, suppose the output signal of the NOR gate N530 is at a high level. This signal of the NOR gate N530 is input into an inverter I532 and a NAND gate N534, of an SR latch L534. The inverter I532 inverts the high-level signal and presents a low-level signal to the NAND gate N534 0 of the SR latch L534. The NAND gate N534 0 of the SR latch L534 in response to the low-level signal produces a high-level signal at node E. Correspondingly, the NAND gate N534 1 of the SR latch L534 produces a low-level signal at node F.
- Returning to node E, the high-level signal at node E is presented to an inverter I539. The inverter I539 inverts the high-level signal and presents a low-level signal to a NAND gate N536 0 of an SR latch L536. The NAND gate N536 0 of the SR latch L536 in response to the low-level signal produces a high-level signal at node G. The high-level signal at node E is also presented to a
delay stage 516 0. Thedelay stage 516 0 will be discussed below - Returning to node F, the low-level signal at node F is presented to an inverter I540. The inverter I540 inverts the low-level signal at node F and presents a high-level signal to a NAND gate N536 1 of the SR latch L536. The NAND gate N536 1 of the SR latch L536 produces a low-level signal at node H. The low-level signal at node F is also presented to a
delay stage 516 1. Thedelay stage 516 1 will be discussed below. - Therefore, nodes E, F, G, and H are output nodes of the
phase generator 524. - Returning to node G, the high-level signal at node G is input into a driver stage538 0. The driver stage 538 0 includes a series of cascading inverters I540, I542, I544, and I546. The purpose of these inverters is to drive the input signal from node G to ensure that there are adequate edge rates. This input signal may need to maintain a certain integrity when it is passed on to subsequent stages of the
charge pump circuit 500. The term “drive” is understood to mean the inclusion of maintaining an acceptable level of rise and fall times of an alternating signal. In one embodiment, to drive a signal with the desired characteristics at the output of the inverter I546, each succeeding inverter of the driver stage 538 0 is at a predetermined size. In one embodiment, each succeeding inverter of the driver stage 538 0 is larger than the last inverter. - The driver stage538 0 reproduces a high-level signal at node I. The foregoing discussion regarding the driver stage 538 0 is also applicable to the driver stage 538 1. Therefore, the above discussion is incorporated here in full to describe the driver stage 538 1. Since a low-level signal is input into the driver stage 538 1, the driver stage 538 1 reproduces a low-level signal at node J.
- Returning to node G, the high-level signal at node G is presented to a
bypass stage 512 0. In one embodiment, the bypass stage includes a NAND gate N505. One input into the NAND gate N505 includes the signal from node G, and the other input signal is from the BYPASS signal S530. For illustrative purposes, suppose the BYPASS signal S530 is at a low level. Since one of the input signals into the NAND gate N505 is low, the output of the NAND gate N505 is high. This high-level signal is presented to thedelay stage 516 0, which will be described below. - Returning to node H, the low-level signal at node H is presented to a
bypass stage 512 1. In one embodiment, the bypass stage includes a NAND gate N507. One input into the NAND gate N507 includes the signal from node H, and the other input signal is from the BYPASS signal S530. For illustrative purposes, suppose the BYPASS signal S530 is at a low level. Since one of the input signals into the NAND gate N507 is low, the output of the NAND gate N507 is high. This high-level signal is presented to adelay stage 516 1, which will be described below. - Returning to node I, the high-level signal at node I is presented to a high-voltage generator522 0. Specifically, the high-level signal is presented to an energy-storing device T556 of the high-voltage generator 522 0. The energy-storing device T556 has been pre-charged by a pre-charging device T558 to a level near the external supply. The energy-storing device T556 has also been charged up to the level of the external supply by the charging device T562. The gate of the charging device T562 is receptive to the charges from the previous phase of the
charge pump circuit 500. Because the control of the gate of the charging device T562 does not limit the present invention, it is not presented in full detail here. - The high-voltage generator522 0 also includes a coupling device T560. The purpose of the coupling device T560 is to couple the high-voltage generator 522 0 and a boosting stage of the
charge pump circuit 500, which will be discussed herein. In one embodiment, the coupling device T560 is a square-law device, such as a diode. In another embodiment, the coupling device T560 is a transistor; the drain of the transistor is connected to the gate of the transistor; the drain of the transistor is coupled to the boosting stage; the source is connected to one of the plates of the energy-storing device T556. - The foregoing discussion regarding high-voltage generator522 0 is applicable to a high-voltage generator 522 1 since these high-voltage generators have similar elements. Therefore, the above discussion is incorporated here in full to describe the high-voltage generator 522 1. Specifically, the high-voltage generator 522 1 includes an energy-storing device T564, a pre-charging device T566, a charging device T570, and a coupling device T568.
- Returning to the high-level signal at node I, this high-level signal at node I is presented to the energy-storing device T556. The energy-storing device T556 has been charged up to the level of the external supply Vcc by the charging device T562. When the high-level signal at node I is presented to the energy-storing device T556, the energy-storing device T556 will be charged up from the voltage level Vcc to a higher voltage level above Vcc (hereinafter, 2Vcc). In one embodiment, the term “2Vcc” means the inclusion of a voltage level that is nearly twice the voltage level Vcc. In another embodiment, the term “2Vcc” means the inclusion of a voltage level that is precisely twice the voltage level Vcc. Hence, the energy-storing device T556 stores an amount of charges that generates a 2Vcc voltage level. The 2Vcc voltage level is presented at node A.
- This 2Vcc voltage level at node A is presented to an
output stage 508. Specifically, the 2Vcc voltage level is presented to a drain of a transistor T508 0. As will be discussed herein, since the transistor T508 0 is not yet conducting current, the charges stored in the energy-storing device T556 are maintained, and the 2Vcc voltage level continues to be presented at node A. The reason the transistor T508 0 is not conducting current is that the charges provided at node C are not sufficient to forward-bias the transistor T508 0. - In one embodiment, the
output stage 508 comprises at least one output device. This output device includes a first, a second, and a third connection. In another embodiment, theoutput stage 508 comprises at least one transistor. This transistor includes a gate, a drain, and a source. The foregoing discussion regarding the transistor T508 0 is applicable to a transistor T508 1 since these transistors have similar functionality. Therefore, the above discussion is incorporated here in full to describe thetransistor 508 1. - Returning to node I, the high-level signal is also presented to a boosting stage504 0. Specifically, the high-level signal is provided to an energy-storing device T572 of the boosting stage 504 0. The energy-storing device T572 has been pre-charged by a pre-charging device T578 to a level near that of the external supply. The energy-storing device T572 has also been charged up to the level of the external supply by the charging device T576. The gate of the charging device T576 is receptive to the charges from the previous phase of the
charge pump circuit 500. Because the control of the gate of the charging device T576 does not limit the present invention, it is not presented in full detail here. - Returning to node I, when the high-level signal is presented to the energy-storing device T572, the energy-storing device T572 will be charged up from the voltage level Vcc to 2Vcc. Hence, the energy-storing device T572 stores an amount of charges that generates a 2Vcc voltage level.
- The boosting stage504 0 includes a charge-transfer device T574. In one embodiment, the charge-transfer device T574 is a transistor with its drain connected to the energy-storing device T572, its gate connected to node A, and its source connected to an energy-storing device T580 of the boosting stage 504 0. As previously discussed, the voltage at node A is at a 2Vcc voltage level. At this voltage level at the gate, the charge-transfer device T574 is forward-biased and allows charges to flow from the energy-storing device T572 to the energy-storing device T580.
- The energy-storing device T580 has been pre-charged by a pre-charging device T582 to a level near the external supply. The energy-storing device T580 has also been charged up to the level of the external supply Vcc by the charging device T584. The gate of the charging device T584 is receptive to the charges from the previous phase of the
charge pump circuit 500. Because the control of the gate of the charging device T584 does not limit the present invention, it is not presented in full detail here. - When charges flow from the energy-storing device T572 to the energy-storing device T580, the energy-storing device T580 stores this additional amount of charges. In one embodiment, this additional amount of charges plus the stored charges generate a slightly higher voltage level than Vcc at node C. In one embodiment, this higher voltage level is the sum of Vcc and Vt (hereinafter, Vcc+Vt). Vt is the threshold voltage of a transistor that when applied at the proper polarity will transition the transistor into a forward-biased state.
- The charges in the energy-storing device T580 flow to node C wherein the charges are presented to the
output stage 508. Specifically, the charges are presented to a gate of the transistor T508 0. This amount of charges from the energy-storing device T580 is not sufficient to forward-bias the transistor T508 0. - The foregoing discussion regarding the boosting stage504 0 is applicable to a boosting stage 504 1 since these boosting stages have similar elements. Therefore, the above discussion is incorporated here in full to describe the boosting stage 504 1. Specifically, the boosting stage 504 1 includes an energy-storing device T586, a pre-charging device T591, a charging device T590, a charge-transfer device T588, an energy-storing device T592, a pre-charging device T593, and a charging device T594.
- Returning to node I, the high-level signal at node I is presented to the
delay stage 516 1. Specifically, the high-level signal is presented to two delay devices, D595 and D596. These delay devices serve to delay the boosting of the energy-storing device T592. Such delay allows the energy-storing device T592 to receive additional charges flowing from the energy-storing device T586 through the charge-transfer device T588. In one embodiment, each delay device delays a signal by about two nanoseconds. - The delayed high-level signal is presented to the NAND gate N597. The other input signal to the NAND gate N597 is from the
bypass stage 512 1, specifically from NAND gate N507. As discussed above, this signal from NAND gate N507 is a high-level signal. Since both inputs to the NAND gate N597 are both at a high level, the output of the NAND gate N597 is low. - This low-level signal is presented to a NAND gate N598. The other input signal into the NAND gate N598 is from node F. As discussed above, this signal is at a low level. Because one of the input signals into the NAND gate N598 is a low-level signal, the output of the NAND gate N598 is a high-level signal.
- This high-level signal is presented to a series of cascaded inverters, I599, I501, and I503. These series of cascaded inverters help to drive an input signal toward the energy-storing device T592. Because a high-level signal is presented to this series of cascaded inverters, the inverters present a low-level signal to the energy-storing device T592.
- In one embodiment, this low-level signal is insufficient to charge the energy-storing device T592 to a predetermined quantity of charges that may be needed to output a high-voltage signal at output transistor T508 1. Because the energy-storing device T592 is not charged up to the predetermined quantity, an insufficient level of charges will flow from the energy-storing device T592 to the gate of the output transistor T508 1. The transistor T508 1 therefore is not forward-biased to output any voltage signal for this particular phase.
- Returning to node J, the low-level signal at node J is presented to the energy-storing device T564. This low-level signal is insufficient to charge the energy-storing device T564 to a level of charges sufficient to provide a pumped high-voltage level. The low-level signal at node J is also presented to the energy-storing device T586. The low-level signal is also insufficient to charge the energy-storing device T586 to a level of charges to boost the charges at the energy-storing device T592.
- Therefore, when a low-level signal is presented by the
phase generator 524 at either node F or node J, the energy-storing devices T586 and T592 of the boosting stage and the energy-storing device T564 of the high-voltage generator T522 1 will not output a high-voltage signal through the output transistor T508 1 of theoutput stage 508. - Returning to node J, the low-level signal at node J is presented to the
delay stage 516 0. Specifically, the low-level signal is presented to two delay devices, D509 and D511. These delay devices serve to delay the boosting of the energy-storing device T580. Such delay allows the energy-storing device T580 to receive additional charges flowing from the energy-storing device T572 through the transfer charge device T574. In one embodiment, each delay device delays a signal by about two nanoseconds. - The delayed low-level signal is presented to the NAND gate N513. The other input signal to the NAND gate N513 is from the
bypass stage 512 0, specifically from NAND gate N505. As discussed above, one input into the NAND gate N505 includes the high-level signal from node G, and the other input signal is from the BYPASS signal S530. For illustrative purposes, suppose the BYPASS signal S530 is at a low level. Since one of the input signals into the NAND gate N505 is low, the output of the NAND gate N505 is high. This high-level signal is presented to the NAND gate N513 of thedelay stage 516 0. Because one of the inputs to the NAND gate N513 is at a low level, the output of the NAND gate N513 is high. - This high-level signal is presented to a NAND gate N515. The other input signal into the NAND gate N515 is from node E. As discussed above, this signal is a high-level signal. Because both input signals into the NAND gate N598 are at a high level, the output of the NAND gate N515 is a low-level signal.
- This low-level signal is presented to a series of cascaded inverters, I517, I519, and I521. This series of cascaded inverters help to drive an input signal toward the energy-storing device T580. Because a low-level signal is presented to this series of cascaded inverters, the inverters present a high-level signal to the energy-storing device T580.
- In one embodiment, this high-level signal is sufficient to substantially charge the energy-storing device T580 to a predetermined quantity of charges so as to provide for a voltage level of 2Vcc+Vt at node C. These charges flow from the energy-storing device T580 to the gate of the output transistor T508 0. This amount of charges allows the transistor T508 0 to fully output a high-voltage signal without degradation, such as from a threshold voltage drop. The transistor T508 0 therefore is forward-biased to conduct current from its drain to the output node Vccp. In one embodiment, an output load (not shown) is connected between the output node Vccp and ground.
- Because the output transistor T508 0 is conducting current, the charges in the energy storing device T556 flow away from the energy-storing device T556 to node A. Additionally, charges from energy-storing device T572 will flow to node C. Then, a portion of these charges and the charges of T580 will flow through the coupling device T560 to join the charges at node A. At node A, the charges flow through the drain and the source of the output transistor T508 0. Then the charges flow toward the output node Vccp. At the output node Vccp, the charges flow through the output load, and discharge to ground. In one embodiment, this amount of charges allows a 2Vcc voltage to be presented at the output node Vccp.
- If the external supply Vcc is already at a high voltage level, the voltage presented at the output node Vccp may be at an even greater voltage level. As discussed heretofore, this greater voltage level may damage the
charge pump circuit 500 or other circuits in the vicinity of thecharge pump circuit 500. - In one embodiment, this greater voltage level can be controlled by either the
bypass stage 512 0 or thebypass stage 512 1 depending on the phase generated by thephase generator 524. The term control is understood to mean the inclusion of diminishing the greater voltage level to a level that will not damage the charge pump circuit or other circuits. In one embodiment, this control can be accomplished by inhibiting the energy-storing device T580 from boosting up from the additional charges flowing from the energy-storing device T572, or inhibiting the energy-storing device T592 from boosting up from the additional charges flowing from the energy-storing device T586, depending on the phase generated by thephase generator 524. - Such control can also be accomplished by providing a BYPASS signal S530. For illustrative purposes only, suppose the BYPASS signal S530 is at a high level. The NAND gate N505 of the
bypass stage 512 0 receives the signal at node G which is high and the BYPASS signal S530 which is also high. Because both the input signals are high, the NAND gate N505 outputs a low-level signal. - This low-level signal is input into the NAND gate N513 of the
delay stage 516 0. As discussed above, the other input signal into the NAND gate N513 is a delayed low-level signal. However, this delayed low-level signal is considered to be a don't care signal because the signal from the NAND gate N505 is at a low level. The NAND gate N513 outputs a high-level signal irrespective of the level of signal from the delay devices D511 and D509. Thus, the delay devices D511 and D509 are essentially bypassed by thebypass phase 512 0. - The high-level signal from the NAND gate N513 is presented to the NAND gate N515. The other input signal, as previously discussed, from node E is also at a high level. Therefore, the NAND gate N515 outputs a low-level signal. This low-level signal is driven by the inverters, I517, I519, and I521 toward the energy-storing device T580. The low-level signal is inverted by I521 to a high-level signal. This high-level signal is presented to the energy-storing device T580.
- The high-level signal boosts the charges stored in the energy-storing device T580 to a predetermined level that will impose a 2Vcc voltage level at node C. Because the delay devices D511 and D509 were bypassed by the
bypass stage 512 0, the charges in the energy-storing device T572 may not have an opportunity to additionally boost the charges in the energy-storing device T580. The charges from T580 flow toward the gate of the output transistor T580 0. This amount of charges is sufficient to output a high voltage level but not as high as it would have been had the energy-storing device T572 had an opportunity to boost the energy-storing device T580. - The foregoing discussion is applicable to the
bypass stage 512 1, thedelay stage 516 1, the boosting stage 504 1, the high-voltage generator 522 1, and the output transistor T508, when thephase generator 524 generates a phase that would activate these stages, devices, and circuits to output a high-voltage signal. - FIG. 6 is a timing diagram illustrating a charge pump circuit according to one embodiment of the present invention. FIG. 6 shows the timings for a portion of a charge pump circuit as discussed in FIGS.5A-5B. Circuit elements of FIGS. 5A-5B that are similar to those whose timings are show in FIG. 6 have similar timings also.
- Devices and methods have been described to output a high-voltage signal in a charge pump circuit. The embodiments as described allow a high-voltage signal to be output from a charge pump circuit without level degradation. In cases where the charge pump circuit may generate a high-voltage signal at a level that may damage circuitry of the charge pump circuit or other circuits in the vicinity of the charge pump circuit, a bypass process is initiated to inhibit such a high-voltage signal from being output.
- Although the specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. It is to be understood that the above description is intended to be illustrative, and not restrictive. Combinations of the above embodiments and other embodiments will be apparent to those of skill in the art upon reviewing the above description. The scope of the invention includes any other applications in which the above structures and fabrication methods are used. Accordingly, the scope of the invention should only be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
Claims (31)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/922,982 US6384669B2 (en) | 2000-02-23 | 2001-08-06 | High voltage charge pump circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/511,577 US6285243B1 (en) | 2000-02-23 | 2000-02-23 | High-voltage charge pump circuit |
US09/922,982 US6384669B2 (en) | 2000-02-23 | 2001-08-06 | High voltage charge pump circuit |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/511,577 Division US6285243B1 (en) | 2000-02-23 | 2000-02-23 | High-voltage charge pump circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010054928A1 true US20010054928A1 (en) | 2001-12-27 |
US6384669B2 US6384669B2 (en) | 2002-05-07 |
Family
ID=24035498
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/511,577 Expired - Lifetime US6285243B1 (en) | 2000-02-23 | 2000-02-23 | High-voltage charge pump circuit |
US09/922,982 Expired - Lifetime US6384669B2 (en) | 2000-02-23 | 2001-08-06 | High voltage charge pump circuit |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/511,577 Expired - Lifetime US6285243B1 (en) | 2000-02-23 | 2000-02-23 | High-voltage charge pump circuit |
Country Status (1)
Country | Link |
---|---|
US (2) | US6285243B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050066204A1 (en) * | 2003-09-02 | 2005-03-24 | Henry Wong | Auto-green power savings on multi-channel transceiver |
US20070079159A1 (en) * | 2003-09-02 | 2007-04-05 | Henry Wong | Automated power management for electronic devices |
US20120182058A1 (en) * | 2011-01-13 | 2012-07-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Negative charge pump |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6294948B1 (en) * | 2000-07-06 | 2001-09-25 | Micron Technology, Inc. | Voltage pump with diode for pre-charge |
US6414882B1 (en) * | 2001-08-30 | 2002-07-02 | Micron Technology, Inc. | Low voltage charge pump apparatus and method |
US6778003B1 (en) | 2003-04-30 | 2004-08-17 | Micron Technology, Inc. | Method and circuit for adjusting a voltage upon detection of a command applied to an integrated circuit |
US6952116B2 (en) * | 2003-09-29 | 2005-10-04 | Micron Technology, Inc. | Non-cascading charge pump circuit and method |
US7132878B2 (en) * | 2004-11-18 | 2006-11-07 | Chartered Semiconductor Manufacturing Ltd. | Charge pump current source |
Family Cites Families (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5038325A (en) | 1990-03-26 | 1991-08-06 | Micron Technology Inc. | High efficiency charge pump circuit |
US5023465A (en) | 1990-03-26 | 1991-06-11 | Micron Technology, Inc. | High efficiency charge pump circuit |
JP2805991B2 (en) * | 1990-06-25 | 1998-09-30 | ソニー株式会社 | Substrate bias generation circuit |
US5039877A (en) | 1990-08-30 | 1991-08-13 | Micron Technology, Inc. | Low current substrate bias generator |
US5245577A (en) | 1990-11-06 | 1993-09-14 | Micron Technology, Inc. | Integrated circuit two-cycle test mode activation circuit |
US5128560A (en) | 1991-03-22 | 1992-07-07 | Micron Technology, Inc. | Boosted supply output driver circuit for driving an all N-channel output stage |
US5126590A (en) | 1991-06-17 | 1992-06-30 | Micron Technology, Inc. | High efficiency charge pump |
KR940003301B1 (en) * | 1991-12-20 | 1994-04-20 | 주식회사 금성사 | Circuit encoding symbols in ce-bus |
US5260646A (en) | 1991-12-23 | 1993-11-09 | Micron Technology, Inc. | Low power regulator for a voltage generator circuit |
US5182529A (en) | 1992-03-06 | 1993-01-26 | Micron Technology, Inc. | Zero crossing-current ring oscillator for substrate charge pump |
US5212442A (en) | 1992-03-20 | 1993-05-18 | Micron Technology, Inc. | Forced substrate test mode for packaged integrated circuits |
KR950002726B1 (en) * | 1992-03-30 | 1995-03-24 | 삼성전자주식회사 | Charge-pump circuit of substrate voltage generator |
JPH076581A (en) * | 1992-11-10 | 1995-01-10 | Texas Instr Inc <Ti> | Substrate bias-pump device |
US5446367A (en) | 1993-05-25 | 1995-08-29 | Micron Semiconductor, Inc. | Reducing current supplied to an integrated circuit |
JP2560983B2 (en) * | 1993-06-30 | 1996-12-04 | 日本電気株式会社 | Semiconductor device |
US5394320A (en) | 1993-10-15 | 1995-02-28 | Micron Semiconductor, Inc. | Low voltage charge pump circuit and method for pumping a node to an electrical potential |
US5811990A (en) | 1993-10-15 | 1998-09-22 | Micron Technology, Inc. | Voltage pump and a level translator circuit |
US5642073A (en) | 1993-12-06 | 1997-06-24 | Micron Technology, Inc. | System powered with inter-coupled charge pumps |
US5493249A (en) | 1993-12-06 | 1996-02-20 | Micron Technology, Inc. | System powered with inter-coupled charge pumps |
US5444408A (en) | 1993-12-13 | 1995-08-22 | Micron Technology, Inc. | Active pull-up voltage spike reducer |
US5552739A (en) | 1994-02-08 | 1996-09-03 | Micron Technology, Inc. | Integrated circuit power supply having piecewise linearity |
US5831918A (en) | 1994-02-14 | 1998-11-03 | Micron Technology, Inc. | Circuit and method for varying a period of an internal control signal during a test mode |
US5677649A (en) | 1994-08-17 | 1997-10-14 | Micron Technology, Inc. | Frequency-variable oscillator controlled high efficiency charge pump |
JP3244601B2 (en) * | 1994-12-09 | 2002-01-07 | 富士通株式会社 | Semiconductor integrated circuit |
US5677645A (en) | 1995-05-08 | 1997-10-14 | Micron Technology, Inc. | Vccp pump for low voltage operation |
US5644215A (en) | 1995-06-07 | 1997-07-01 | Micron Technology, Inc. | Circuit and method for regulating a voltage |
US5574390A (en) | 1995-06-23 | 1996-11-12 | Micron Technology, Inc. | Method and apparatus for enhanced booting and DC conditions |
US5519360A (en) | 1995-07-24 | 1996-05-21 | Micron Technology, Inc. | Ring oscillator enable circuit with immediate shutdown |
US5604693A (en) | 1995-08-16 | 1997-02-18 | Micron Technology, Inc. | On-chip program voltage generator for antifuse repair |
US5689213A (en) | 1995-08-23 | 1997-11-18 | Micron Technology, Inc. | Post-fabrication programmable integrated circuit ring oscillator |
US5880593A (en) | 1995-08-30 | 1999-03-09 | Micron Technology, Inc. | On-chip substrate regulator test mode |
US5698877A (en) | 1995-10-31 | 1997-12-16 | Gonzalez; Fernando | Charge-pumping to increase electron collection efficiency |
US5646898A (en) | 1995-12-13 | 1997-07-08 | Micron Technology, Inc. | Two stage driver circuit |
US5740111A (en) | 1996-01-24 | 1998-04-14 | Micron Technology, Inc. | Charge pump disablement apparatus |
US5661428A (en) | 1996-04-15 | 1997-08-26 | Micron Technology, Inc. | Frequency adjustable, zero temperature coefficient referencing ring oscillator circuit |
US5991214A (en) | 1996-06-14 | 1999-11-23 | Micron Technology, Inc. | Circuit and method for varying a period of an internal control signal during a test mode |
US5962887A (en) | 1996-06-18 | 1999-10-05 | Micron Technology, Inc. | Metal-oxide-semiconductor capacitor |
US5818289A (en) | 1996-07-18 | 1998-10-06 | Micron Technology, Inc. | Clocking scheme and charge transfer switch for increasing the efficiency of a charge pump or other circuit |
US5828095A (en) | 1996-08-08 | 1998-10-27 | Micron Technology, Inc. | Charge pump |
US5841714A (en) | 1996-10-21 | 1998-11-24 | Micron Technology, Inc. | Supervoltage circuit |
TW379329B (en) * | 1997-02-03 | 2000-01-11 | Matsushita Electric Ind Co Ltd | Charge pump circuit and logic circuit |
US6078212A (en) | 1997-08-18 | 2000-06-20 | Micron Technology, Inc. | VT cancellation in output stage of charge pump |
US5905682A (en) | 1997-08-22 | 1999-05-18 | Micron Technology, Inc. | Method and apparatus for biasing the substrate of an integrated circuit to an externally adjustable voltage |
US5930175A (en) | 1997-08-22 | 1999-07-27 | Micron Technology, Inc. | Voltage pump switch |
US6005812A (en) | 1998-02-27 | 1999-12-21 | Micron Technology, Inc. | Device and method for supplying current to a semiconductor memory to support a boosted voltage within the memory during testing |
US6023429A (en) | 1998-06-05 | 2000-02-08 | Micron Technology, Inc. | Method and apparatus for generating a signal with a voltage insensitive or controlled delay |
-
2000
- 2000-02-23 US US09/511,577 patent/US6285243B1/en not_active Expired - Lifetime
-
2001
- 2001-08-06 US US09/922,982 patent/US6384669B2/en not_active Expired - Lifetime
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050066204A1 (en) * | 2003-09-02 | 2005-03-24 | Henry Wong | Auto-green power savings on multi-channel transceiver |
US20070079159A1 (en) * | 2003-09-02 | 2007-04-05 | Henry Wong | Automated power management for electronic devices |
US7802117B2 (en) | 2003-09-02 | 2010-09-21 | Henry Wong | Automated power management for electronic devices |
US20120182058A1 (en) * | 2011-01-13 | 2012-07-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Negative charge pump |
US8736351B2 (en) * | 2011-01-13 | 2014-05-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Negative charge pump |
Also Published As
Publication number | Publication date |
---|---|
US6285243B1 (en) | 2001-09-04 |
US6384669B2 (en) | 2002-05-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6661682B2 (en) | High voltage generating charge pump circuit | |
KR100834195B1 (en) | Charge pump power supply | |
US6353356B1 (en) | High voltage charge pump circuits | |
US6023187A (en) | Voltage pump for integrated circuit and operating method thereof | |
JP2703706B2 (en) | Charge pump circuit | |
US7408817B2 (en) | Voltage generating circuit, semiconductor memory device comprising the same, and voltage generating method | |
US6373324B2 (en) | Voltage blocking method and apparatus for a charge pump with diode connected pull-up and pull-down on boot nodes | |
US5677645A (en) | Vccp pump for low voltage operation | |
US5841703A (en) | Method and apparatus for removal of VT drop in the output diode of charge pumps | |
US5994949A (en) | Negative voltage charge pump particularly for flash EEPROM memories | |
US20050248386A1 (en) | Four phase charge pump operable without phase overlap with improved efficiency | |
US6198340B1 (en) | High efficiency CMOS pump circuit | |
US6208197B1 (en) | Internal charge pump voltage limit control | |
US20050218966A1 (en) | Booster circuit | |
JPH06261538A (en) | High-voltage charge pump | |
JPS5972530A (en) | High speed low power delay clock generator | |
US6316985B1 (en) | Substrate voltage generating circuit provided with a transistor having a thin gate oxide film and a semiconductor integrated circuit device provided with the same | |
US6384669B2 (en) | High voltage charge pump circuit | |
US5631867A (en) | Semiconductor storage device requiring short time for program voltage to rise | |
JP3818873B2 (en) | Nonvolatile semiconductor memory device | |
US5543668A (en) | Charge stacking on-chip high-voltage generator and method | |
US7187595B2 (en) | Replenishment for internal voltage | |
WO1996008070A1 (en) | Booster | |
CN105427779B (en) | Apparatus and method for boosting voltage and display panel driver including the same | |
US7102423B2 (en) | Voltage boosting circuit and method of generating boosting voltage, capable of alleviating effects of high voltage stress |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 |