[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

US20010002320A1 - Extended lead package - Google Patents

Extended lead package Download PDF

Info

Publication number
US20010002320A1
US20010002320A1 US09/726,260 US72626000A US2001002320A1 US 20010002320 A1 US20010002320 A1 US 20010002320A1 US 72626000 A US72626000 A US 72626000A US 2001002320 A1 US2001002320 A1 US 2001002320A1
Authority
US
United States
Prior art keywords
integrated circuit
circuit element
conducting leads
bonding material
electrically conducting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09/726,260
Inventor
Tonglong Zhang
John Briar
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ST Assembly Test Services Pte Ltd
Original Assignee
ST Assembly Test Services Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ST Assembly Test Services Pte Ltd filed Critical ST Assembly Test Services Pte Ltd
Priority to US09/726,260 priority Critical patent/US20010002320A1/en
Publication of US20010002320A1 publication Critical patent/US20010002320A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0613—Square or rectangular array
    • H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
    • H01L2224/06135—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201—Structure
    • H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494—Connecting portions
    • H01L2224/4943—Connecting portions the connecting portions being staggered
    • H01L2224/49433—Connecting portions the connecting portions being staggered outside the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/1016—Shape being a cuboid
    • H01L2924/10162—Shape being a cuboid with a square active surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • This invention relates to electrical connection and mechanical attachment of an integrated circuit element and the leads of a lead frame and more particularly to a lead frame having extended leads.
  • U.S. Pat. No. 5,583,378 to Marrs et al. describes an integrated circuit package having a ball grid array and includes a thermal conductor.
  • U.S. Pat. No. 5,598,034 to Wakefield describes a plastic package for integrated circuit chips which includes thermally conductive heat transfer bodies to extend from the circuit chip to or near the surface of the package.
  • U.S. Pat. No. 5,638,596 to McCormick describes an electronic circuit package having a number of conductive layers and employing a lead frame.
  • FIG. 1 shows the conductive leads 12 in a form factor which will provide for easy interconnection to the integrated circuit chip.
  • FIG. 2 shows a plan view of the integrated circuit chip 14 joined to the conductive leads 12 of the lead frame 10 .
  • FIG. 3 shows a cross section view of the chip 14 joined to the lead 12 of the lead frame.
  • the input/output pads 18 of the chip 14 are joined to the conductive leads 12 of the lead frame by a metal pad 16 such as a solder pad, or the like. The assembly is then encapsulated.
  • an extended lead package In the extended lead package all or any number of the leads of the lead frame have added length and the leads extend under the back side of chip.
  • the chip is supported by the leads with added length.
  • the back side of the chip is bonded to the extended leads using a bonding material which provides thermal conductivity but is an electrical insulator. Wire bonds are then used to make electrical connection between the input/output pads of the chip and the leads of the lead frame.
  • the extended leads bonded to the back side of the chip provide a thermal conduction path to remove heat energy from the chip.
  • the assembly can then be encapsulated using standard encapsulation techniques.
  • FIG. 1 shows a top view of a conventional lead frame.
  • FIG. 2 shows a top view of a conventional lead frame with an integrated circuit chip attached.
  • FIG. 3 shows a cross section view of a conventional lead frame chip assembly taken along line 3 - 3 ′ of FIG. 2.
  • FIG. 4 shows a top view of the extended lead frame of this invention.
  • FIG. 5 shows a top view of an integrated circuit chip joined to the extended lead frame of this invention.
  • FIG. 6 shows a cross section view of an integrated circuit chip joined to the extended lead frame of this invention taken along line 6 - 6 ′ of FIG. 5.
  • FIG. 7 shows a cross section view of an encapsulated assembly.
  • FIG. 4 shows a top view of the extended lead frame 20 .
  • the extended lead frame 20 has a number of extended leads 24 which will extend under the bottom side of the integrated circuit element or chip when it is attached to the lead frame.
  • the periphery of the space the integrated circuit element will occupy when it is attached is shown by the dotted line 26 in FIG. 4.
  • the extended leads 24 are not necessarily all of the same length and some can extend farther under the bottom side of the integrated circuit element than others.
  • FIG. 5 shows a top view of the integrated circuit element attached to the extended lead frame.
  • FIG. 6 shows a cross section view, taken along line 6 - 6 ′ of FIG. 5, of the integrated circuit element attached to the extended lead frame.
  • the extended leads 24 of the extended lead frame extend under the bottom side of the integrated circuit element 28 and support the integrated circuit element.
  • the extended leads 24 are attached to the bottom side of the integrated circuit element 28 using a bonding material 32 .
  • the bonding material 32 is chosen to be a thermal conductor and an electrical insulator.
  • the extended leads 24 contact a relatively large area of the integrated circuit element and provide a good thermal conduction path to remove heat energy from the integrated circuit element 28 .
  • the bonding material 32 can be a material such as polyimide tape having an adhesive, such as an epoxy, on one or both sides of the tape. Other electrically non conductive tape having an adhesive such as an epoxy or other adhesive on one or both sides of the tape can also be used.
  • the integrated circuit element 28 is then attached to the extended leads 24 using the bonding material 32 and mechanical pressure, and/or other means such as curing. Depending on the adhesive used heat energy may also be used to attach the integrated circuit element 28 to the extended leads 24 .
  • the input/output pads 29 of the integrated circuit element 28 are then electrically connected to the extended leads 24 and the shorter leads 22 of the extended lead frame using wire bonds 30 and standard wire bonding techniques.
  • the extended leads 24 may be bent to extend under the bottom side of the integrated circuit element 28 so that the point of the lead frame to which the wire bonds 30 are attached is in nearly the same plane as the top surface of the integrated circuit element 28 .
  • the wire bonds 30 provide the electrical connection between the leads and the input/output pads 29 of the integrated circuit element or chip 28 .
  • the bonding material 32 which attaches the integrated circuit element 28 to the lead frame electrically insulates the leads of the lead frame from the back side of the integrated circuit element.
  • the bonding material 32 being a thermal conductor, provides a thermal path to remove thermal energy from the integrated circuit element 28 .
  • the leads, 22 and 24 can be a material such as copper, or the like.
  • the wires forming the wire bonds can be a material such as gold, or the like.
  • the assembly can be encapsulated, as shown in FIG. 7.
  • This example shows a plastic package 40 encapsulation however other encapsulation packages can be used.

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

This invention provides an extended lead package and method of forming the extended lead package for electronic circuit packages. A lead frame having extended leads is used. The extended leads extend under the bottom side of an integrated circuit element or chip. The bottom side of the chip is attached to the extended leads using bonding material which is a thermal conductor and an electrical insulator. Electrical connections between the chip input/output pads and the leads are provided by wire bonds using standard wire bonding techniques. The bonding material can be a tape having adhesive on one or both sides which attaches the chip to the lead frame using mechanical pressure, and/or other means such as curing or the addition of heat. Thermal energy is removed from the package by the thermal conduction path provided by the bonding material. The completed assembly can be encapsulated using standard methods.

Description

    BACKGROUND OF THE INVENTION
  • (1) Field of the Invention [0001]
  • This invention relates to electrical connection and mechanical attachment of an integrated circuit element and the leads of a lead frame and more particularly to a lead frame having extended leads. [0002]
  • (2) Description of the Related Art [0003]
  • Conventional lead frames are attached to the input/output pads of integrated circuit chips. These interconnections provide electrical connection but do not provide a significant thermal conduction path for removing heat energy from the chip. [0004]
  • U.S. Pat. No. 5,583,378 to Marrs et al. describes an integrated circuit package having a ball grid array and includes a thermal conductor. [0005]
  • U.S. Pat. No. 5,598,034 to Wakefield describes a plastic package for integrated circuit chips which includes thermally conductive heat transfer bodies to extend from the circuit chip to or near the surface of the package. [0006]
  • U.S. Pat. No. 5,700,697 to Dlugokecki describes a reconstructed package for an integrated circuit chip. [0007]
  • U.S. Pat. No. 5,638,596 to McCormick describes an electronic circuit package having a number of conductive layers and employing a lead frame. [0008]
    • SUMMARY OF THE INVENTION
  • Lead frames are frequently used to make electrical connection to integrated circuit chips because they are low cost and a number of techniques to join the lead frame to the integrated circuit chip input/output pads are available. A [0009] typical lead frame 10 is shown in FIG. 1 which shows the conductive leads 12 in a form factor which will provide for easy interconnection to the integrated circuit chip. FIG. 2 shows a plan view of the integrated circuit chip 14 joined to the conductive leads 12 of the lead frame 10. FIG. 3 shows a cross section view of the chip 14 joined to the lead 12 of the lead frame. The input/output pads 18 of the chip 14 are joined to the conductive leads 12 of the lead frame by a metal pad 16 such as a solder pad, or the like. The assembly is then encapsulated.
  • One of the problems with this method of making interconnection to the chip is the problem of removal of heat generated by the electrical operation of the chip. Often a thermal conduction path must be provided by attaching a heat spreader or slug to the back of the chip, not shown, to remove heat energy from the chip resulting in added cost and processing complexity. [0010]
  • It is a principle objective of this invention to provide a method of attaching an integrated circuit chip to a lead frame which will provide added thermal conduction to remove heat energy from the chip. [0011]
  • It is another principle objective of this invention to provide a package comprising an integrated circuit chip attached to a lead frame which will provide added thermal conduction to remove heat energy from the chip. [0012]
  • These objectives are achieved by using an extended lead package. In the extended lead package all or any number of the leads of the lead frame have added length and the leads extend under the back side of chip. The chip is supported by the leads with added length. The back side of the chip is bonded to the extended leads using a bonding material which provides thermal conductivity but is an electrical insulator. Wire bonds are then used to make electrical connection between the input/output pads of the chip and the leads of the lead frame. The extended leads bonded to the back side of the chip provide a thermal conduction path to remove heat energy from the chip. The assembly can then be encapsulated using standard encapsulation techniques. [0013]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows a top view of a conventional lead frame. [0014]
  • FIG. 2 shows a top view of a conventional lead frame with an integrated circuit chip attached. [0015]
  • FIG. 3 shows a cross section view of a conventional lead frame chip assembly taken along line [0016] 3-3′ of FIG. 2.
  • FIG. 4 shows a top view of the extended lead frame of this invention. [0017]
  • FIG. 5 shows a top view of an integrated circuit chip joined to the extended lead frame of this invention. [0018]
  • FIG. 6 shows a cross section view of an integrated circuit chip joined to the extended lead frame of this invention taken along line [0019] 6-6′ of FIG. 5.
  • FIG. 7 shows a cross section view of an encapsulated assembly. [0020]
    • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Refer now to FIGS. [0021] 4-6 for a description of the extended lead frame and method of attaching a chip to the extended lead frame of this invention. FIG. 4 shows a top view of the extended lead frame 20. The extended lead frame 20 has a number of extended leads 24 which will extend under the bottom side of the integrated circuit element or chip when it is attached to the lead frame. The periphery of the space the integrated circuit element will occupy when it is attached is shown by the dotted line 26 in FIG. 4. There can also be a number of shorter leads 22 in the lead frame which will not extend under the bottom side of the integrated circuit element. The extended leads 24 are not necessarily all of the same length and some can extend farther under the bottom side of the integrated circuit element than others.
  • Next the [0022] integrated circuit element 28, having a top side and a bottom side, is attached to the extended lead frame as shown in FIGS. 5 and 6. FIG. 5 shows a top view of the integrated circuit element attached to the extended lead frame. FIG. 6 shows a cross section view, taken along line 6-6′ of FIG. 5, of the integrated circuit element attached to the extended lead frame. As shown in FIGS. 5 and 6 the extended leads 24 of the extended lead frame extend under the bottom side of the integrated circuit element 28 and support the integrated circuit element.
  • As shown in FIG. 6 the [0023] extended leads 24 are attached to the bottom side of the integrated circuit element 28 using a bonding material 32. The bonding material 32 is chosen to be a thermal conductor and an electrical insulator. The extended leads 24 contact a relatively large area of the integrated circuit element and provide a good thermal conduction path to remove heat energy from the integrated circuit element 28. The bonding material 32 can be a material such as polyimide tape having an adhesive, such as an epoxy, on one or both sides of the tape. Other electrically non conductive tape having an adhesive such as an epoxy or other adhesive on one or both sides of the tape can also be used. The integrated circuit element 28 is then attached to the extended leads 24 using the bonding material 32 and mechanical pressure, and/or other means such as curing. Depending on the adhesive used heat energy may also be used to attach the integrated circuit element 28 to the extended leads 24.
  • The input/[0024] output pads 29 of the integrated circuit element 28 are then electrically connected to the extended leads 24 and the shorter leads 22 of the extended lead frame using wire bonds 30 and standard wire bonding techniques. As can be seen in FIG. 6 the extended leads 24 may be bent to extend under the bottom side of the integrated circuit element 28 so that the point of the lead frame to which the wire bonds 30 are attached is in nearly the same plane as the top surface of the integrated circuit element 28.
  • In this assembly, shown in FIGS. 5 and 6, the [0025] wire bonds 30 provide the electrical connection between the leads and the input/output pads 29 of the integrated circuit element or chip 28. The bonding material 32 which attaches the integrated circuit element 28 to the lead frame electrically insulates the leads of the lead frame from the back side of the integrated circuit element. The bonding material 32, being a thermal conductor, provides a thermal path to remove thermal energy from the integrated circuit element 28. The leads, 22 and 24, can be a material such as copper, or the like. The wires forming the wire bonds can be a material such as gold, or the like.
  • Next the assembly can be encapsulated, as shown in FIG. 7. This example shows a [0026] plastic package 40 encapsulation however other encapsulation packages can be used. In this invention it is not necessary to rely on the encapsulation 40 to conduct the heat energy away from the integrated circuit element 28 because the extended leads 24 bonded to the back side of the integrated circuit element 28 provide a thermal conduction path.
  • While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention. [0027]

Claims (20)

What is claimed is:
1. A method of packaging electronic circuits, comprising the steps of:
providing an integrated circuit element having a first surface, a second surface, and input output/pads on said first surface;
providing a plurality of electrically conducting leads, wherein a part of some of said electrically conducting leads extend under said second surface of said integrated circuit element;
placing bonding material between said second surface of said integrated circuit element and said parts of said electrically conducting leads extending under said second surface of said integrated circuit element, wherein said bonding material is a thermal conductor, and an electrical non-conductor;
attaching said second surface of said integrated circuit element to said parts of said electrically conducting leads extending under said second surface of said integrated circuit element using said bonding material; and
forming electrical connections between said input/output pads on said first surface of said integrated circuit element and said conducting leads.
2. The method of
claim 1
 wherein said bonding material is a thermally conductive and electrically non-conductive tape having adhesive on one or both sides of said tape.
3. The method of
claim 1
 wherein said bonding material comprises polyimide, epoxy paste, or polyimide and epoxy paste.
4. The method of
claim 1
 wherein said electrically conducting leads are metal.
5. The method of
claim 1
 wherein said electrically conducting leads are copper.
6. The method of
claim 1
 wherein said electrically conducting leads are gold.
7. The method of
claim 1
 further comprising encapsulating said integrated circuit element, said electrically conductive wire forming electrical connections between said input/output pads on said first surface of said integrated circuit element and said conducting leads, said bonding material, and that part of said electrically conducting leads extending under said second surface of said integrated circuit element using encapsulating material.
8. The method of
claim 7
 wherein said encapsulating material is plastic.
9. The method of
claim 1
 wherein said electrical connections comprise gold wire.
10. The method of
claim 1
 wherein said electrical connections comprise aluminum or solder.
11. An electronic circuit package, comprising:
an integrated circuit element having a first surface, a second surface, and input output/pads on said first surface;
a plurality of electrically conducting leads, wherein a part of some of said electrically conducting leads extend under said second surface of said integrated circuit element;
bonding material between said second surface of said integrated circuit element and said parts of said electrically conducting leads extending under said second surface of said integrated circuit element, wherein said bonding material is a thermal conductor, an electrical non-conductor, and attaches said second surface of said integrated circuit element to said parts of said electrically conducting leads extending under said second surface of said integrated circuit element; and
electrical connections formed between said input/output pads on said first surface of said integrated circuit element and said conducting leads.
12. The electronic circuit package of
claim 11
 wherein said bonding material is a thermally conductive and electrically non-conductive tape having adhesive on both sides of said tape.
13. The electronic circuit package of
claim 11
 wherein said bonding material comprises polyimide, epoxy paste, or polyimide and epoxy paste.
14. The electronic circuit package of
claim 11
 wherein said electrically conducting leads are metal.
15. The electronic circuit package of
claim 11
 wherein said electrically conducting leads are copper.
16. The electronic circuit package of
claim 11
 wherein said electrically conducting leads are gold.
17. The electronic circuit package of
claim 11
 further comprising an encapsulating material covering said integrated circuit element, said electrically conductive wire forming electrical connections between said input/output pads on said first surface of said integrated circuit element and said conducting leads, said bonding material, and that part of said electrically conducting leads extending under said second surface of said integrated circuit element.
18. The electronic circuit package of
claim 17
 wherein said encapsulating material is plastic.
19. The electronic circuit package of
claim 11
 wherein said electrical connections comprise gold wire.
20. The electrical circuit package of
claim 11
 wherein said electrical connections comprise aluminum or solder.
US09/726,260 1998-06-24 2000-11-30 Extended lead package Abandoned US20010002320A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/726,260 US20010002320A1 (en) 1998-06-24 2000-11-30 Extended lead package

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/104,031 US6168975B1 (en) 1998-06-24 1998-06-24 Method of forming extended lead package
US09/726,260 US20010002320A1 (en) 1998-06-24 2000-11-30 Extended lead package

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/104,031 Division US6168975B1 (en) 1998-06-24 1998-06-24 Method of forming extended lead package

Publications (1)

Publication Number Publication Date
US20010002320A1 true US20010002320A1 (en) 2001-05-31

Family

ID=22298318

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/104,031 Expired - Lifetime US6168975B1 (en) 1998-06-24 1998-06-24 Method of forming extended lead package
US09/726,260 Abandoned US20010002320A1 (en) 1998-06-24 2000-11-30 Extended lead package

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/104,031 Expired - Lifetime US6168975B1 (en) 1998-06-24 1998-06-24 Method of forming extended lead package

Country Status (2)

Country Link
US (2) US6168975B1 (en)
SG (1) SG78359A1 (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1317559B1 (en) * 2000-05-23 2003-07-09 St Microelectronics Srl CHIP SUPPORT FRAME WITH LOW RESISTANCE INTERCONNECTIONS.
US6813828B2 (en) 2002-01-07 2004-11-09 Gel Pak L.L.C. Method for deconstructing an integrated circuit package using lapping
US6884663B2 (en) * 2002-01-07 2005-04-26 Delphon Industries, Llc Method for reconstructing an integrated circuit package using lapping
KR100751892B1 (en) 2004-08-06 2007-08-23 옵티멈 케어 인터내셔널 테크 인코포레이티드 High density lead arrangement structure of leadframe
US8629537B2 (en) * 2006-01-23 2014-01-14 Stats Chippac Ltd. Padless die support integrated circuit package system
US7449369B2 (en) * 2006-01-23 2008-11-11 Stats Chippac Ltd. Integrated circuit package system with multiple molding
US8513542B2 (en) * 2006-03-08 2013-08-20 Stats Chippac Ltd. Integrated circuit leaded stacked package system
US7986043B2 (en) * 2006-03-08 2011-07-26 Stats Chippac Ltd. Integrated circuit package on package system
US7981702B2 (en) 2006-03-08 2011-07-19 Stats Chippac Ltd. Integrated circuit package in package system
US7892894B2 (en) * 2007-09-20 2011-02-22 Stats Chippac Ltd. Method of manufacturing integrated circuit package system with warp-free chip
US8110912B2 (en) * 2008-07-31 2012-02-07 Infineon Technologies Ag Semiconductor device

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4132856A (en) * 1977-11-28 1979-01-02 Burroughs Corporation Process of forming a plastic encapsulated molded film carrier CML package and the package formed thereby
JPS5946415B2 (en) * 1978-04-28 1984-11-12 株式会社日立製作所 Manufacturing method of semiconductor device
US4631805A (en) * 1981-03-23 1986-12-30 Motorola Inc. Semiconductor device including plateless package fabrication method
US4906802A (en) * 1988-02-18 1990-03-06 Neal Castleman Molded chip carrier
JP2567961B2 (en) * 1989-12-01 1996-12-25 株式会社日立製作所 Semiconductor device and lead frame
US5161304A (en) * 1990-06-06 1992-11-10 Sgs-Thomson Microelectronics, Inc. Method for packaging an electronic circuit device
US5122858A (en) * 1990-09-10 1992-06-16 Olin Corporation Lead frame having polymer coated surface portions
JPH0653277A (en) 1992-06-04 1994-02-25 Lsi Logic Corp Semiconductor device assembly and its assembly method
US5598034A (en) 1992-07-22 1997-01-28 Vlsi Packaging Corporation Plastic packaging of microelectronic circuit devices
KR0128251Y1 (en) * 1992-08-21 1998-10-15 문정환 Lead exposed type semiconductor device
US5656830A (en) * 1992-12-10 1997-08-12 International Business Machines Corp. Integrated circuit chip composite having a parylene coating
US5700697A (en) 1993-02-01 1997-12-23 Silicon Packaging Technology Method for packaging an integrated circuit using a reconstructed package
US5583378A (en) 1994-05-16 1996-12-10 Amkor Electronics, Inc. Ball grid array integrated circuit package with thermal conductor
US5486720A (en) * 1994-05-26 1996-01-23 Analog Devices, Inc. EMF shielding of an integrated circuit package
KR0179803B1 (en) * 1995-12-29 1999-03-20 문정환 Lead-exposured semiconductor package
TW448204B (en) * 1997-04-09 2001-08-01 Jeng Wu Shuen A method for catalytic depolymerization of polyethylene terephthalate
US5929514A (en) * 1998-05-26 1999-07-27 Analog Devices, Inc. Thermally enhanced lead-under-paddle I.C. leadframe

Also Published As

Publication number Publication date
SG78359A1 (en) 2001-02-20
US6168975B1 (en) 2001-01-02

Similar Documents

Publication Publication Date Title
US5770888A (en) Integrated chip package with reduced dimensions and leads exposed from the top and bottom of the package
US6482674B1 (en) Semiconductor package having metal foil die mounting plate
US5705851A (en) Thermal ball lead integrated package
US6326687B1 (en) IC package with dual heat spreaders
US6534858B2 (en) Assembly and methods for packaged die on pcb with heat sink encapsulant
JP5442368B2 (en) IC chip package with direct lead wire
US5198964A (en) Packaged semiconductor device and electronic device module including same
JP3526788B2 (en) Method for manufacturing semiconductor device
US6555902B2 (en) Multiple stacked-chip packaging structure
US5049973A (en) Heat sink and multi mount pad lead frame package and method for electrically isolating semiconductor die(s)
US6528877B2 (en) Semiconductor component having a chip carrier with openings for making contact
US8451621B2 (en) Semiconductor component and method of manufacture
EP0594299A2 (en) Multi-layered lead frame assembly and method for integrated circuits
JPH06224246A (en) High multiterminal package for semiconductor element
US7508060B2 (en) Multi-chip semiconductor connector assemblies
US6168975B1 (en) Method of forming extended lead package
US6882035B2 (en) Die package
US8288847B2 (en) Dual die semiconductor package
JP2003243565A (en) Packaged semiconductor device and its manufacturing method
US6963129B1 (en) Multi-chip package having a contiguous heat spreader assembly
JP2654035B2 (en) Semiconductor IC device
JP3210503B2 (en) Multi-chip module and manufacturing method thereof
JPH08255868A (en) Semiconductor device and manufacture thereof
JP3127948B2 (en) Semiconductor package and mounting method thereof
KR100369501B1 (en) Semiconductor Package

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION