TWI771565B - Method for manufacturing a semiconductor on insulator type structure by layer transfer - Google Patents
Method for manufacturing a semiconductor on insulator type structure by layer transfer Download PDFInfo
- Publication number
- TWI771565B TWI771565B TW108104621A TW108104621A TWI771565B TW I771565 B TWI771565 B TW I771565B TW 108104621 A TW108104621 A TW 108104621A TW 108104621 A TW108104621 A TW 108104621A TW I771565 B TWI771565 B TW I771565B
- Authority
- TW
- Taiwan
- Prior art keywords
- substrate
- layer
- donor
- curvature
- donor substrate
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67763—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading
- H01L21/67778—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading involving loading and unloading of wafers
- H01L21/67781—Batch transfer of wafers
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2201/00—Manufacture or treatment of microstructural devices or systems
- B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
- B81C2201/0174—Manufacture or treatment of microstructural devices or systems in or on a substrate for making multi-layered devices, film deposition or growing
- B81C2201/0191—Transfer of a layer from a carrier wafer to a device wafer
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2201/00—Manufacture or treatment of microstructural devices or systems
- B81C2201/11—Treatments for avoiding stiction of elastic or moving parts of MEMS
- B81C2201/115—Roughening a surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68363—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving transfer directly from an origin substrate to a target substrate without use of an intermediate handle substrate
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Recrystallisation Techniques (AREA)
- Element Separation (AREA)
- Bipolar Transistors (AREA)
Abstract
Description
本發明係有關於藉由將一層由稱為「施體基材」之一基材轉移至稱為「受體基材」之另一基材上製造在絕緣體上半導體型結構。The present invention relates to the fabrication of semiconductor-on-insulator-type structures by transferring a layer from one substrate, referred to as a "donor substrate," to another substrate, referred to as a "receptor substrate."
當半導體材料係矽時,製造在稱為SeOI之絕緣體上半導體型結構,特別是在絕緣體上半導體(SOI)係通常依據由將一層由一施體基材轉移至一受體基材上構成之一方法來實行。When the semiconductor material is silicon, fabrication of semiconductor-on-insulator-type structures called SeOI, especially semiconductor-on-insulator (SOI), is usually based on a method consisting of transferring a layer from a donor substrate to a recipient substrate to implement.
依據這種方法,在該施體基材中產生界限一欲轉移層之一所謂「脆化」區域,將該施體基材結合在該受體基材上,接著沿著該脆化區域分開該施體基材,以便將該層轉移至該受體基材上。According to this method, a so-called "embrittlement" region is created in the donor substrate bounding the layer to be transferred, the donor substrate is bonded to the acceptor substrate, and the donor body is then separated along the embrittled region substrate in order to transfer the layer to the receptor substrate.
一習知層轉移方法係Smart Cut™法,其中該脆化區域係藉由在該施體基材中植入氫及/或氦至實質地對應該欲轉移層之厚度的一預定深度來產生。One conventional layer transfer method is the Smart Cut™ method, wherein the embrittled region is created by implanting hydrogen and/or helium in the donor substrate to a predetermined depth substantially corresponding to the thickness of the layer to be transferred.
Smart Cut™法之一例顯示在圖1中。將起初提供之通常由矽形成的該施體基材A及/或該受體基材B(步驟1)先氧化(步驟2)超過一厚度而可獲得一氧化層10。接著藉由原子植入在該施體基材A中形成界限該欲轉移層11之一脆化區域(步驟3)。An example of the Smart Cut™ method is shown in Figure 1. An
該等基材A與B接著進行一表面處理以便可形成一親水性分子結合,接著透過因此形成該結合介面之被處理表面互相結合(步驟4)。在該介面存在之該(等)氧化層10稱為「埋藏氧化物層」(BOX)。The substrates A and B are then subjected to a surface treatment so that a hydrophilic molecular bond can be formed, and then bonded to each other through the treated surfaces thus forming the bonding interface (step 4). The oxide layer(s) 10 present at the interface is referred to as a "buried oxide layer" (BOX).
沿著該脆化區域分開該施體基材(步驟5)以便將該層11轉移至該受體基材B上。亦稱為斷裂或分裂步驟之這步驟可例如在使獲得之多層結構熱退火時實行。The donor substrate is separated along the embrittled region (step 5) in order to transfer the
開始分開係透過微裂縫在該脆化區域之範圍的成長而因熱發生。分散在該結構之深度中的這些微裂縫逐漸合併形成在該脆化區域之整個平面中擴散的一破裂線,結果使該SOI結構與該基材B之剩餘部份分離。The onset of separation occurs thermally through the growth of microcracks in the extent of the embrittlement region. The microcracks dispersed in the depth of the structure gradually coalesce to form a rupture line that spreads throughout the plane of the embrittled region, resulting in separation of the SOI structure from the remainder of the substrate B.
在這轉移結束時,與結合在該受體基材B上的該施體基材A之表面相對的該轉移層11之自由表面具有相當大之微粗度。這粗度表示在該微裂縫間之破裂逐漸擴散。圖2係在植入氫原子並接著進行熱退火後藉由該施體基材之一矽層12的穿透式電子顯微術(TEM)獲得的斷面照片。這圖顯示表示在該微裂縫間之破裂擴散的一破裂線13。該SOI結構與該基材B之剩餘部份按照這破裂線分開且結果產生具有一相當大微粗度之一表面。At the end of this transfer, the free surface of the
該粗度大幅地影響形成在該轉移層中或上之電子裝置的性能。例如,相當大之粗度使在這層中或上製成之電晶體的臨界電壓產生大幅變化。The roughness greatly affects the performance of electronic devices formed in or on the transfer layer. For example, substantial thicknesses cause large variations in the threshold voltages of transistors fabricated in or on this layer.
此外,該粗度干擾藉由在最後SOI結構上雷射繞射來實施之缺陷檢測。事實上,該粗度及存在些許表面孔干擾測量或甚至使該SOI結構之缺陷無法控制在較低檢測臨界值。Furthermore, the roughness interferes with defect detection by laser diffraction on the final SOI structure. In fact, the roughness and the presence of some surface pores interfere with the measurement or even make the SOI structure's defects uncontrollable at lower detection thresholds.
為修復該表面及減少其粗度,通常藉由熱、機械及/或化學平滑化對該SOI結構進行精加工處理。這些處理之目的更特定地在於獲得一所需SOI厚度,及一平滑表面與一固化結合介面。To repair the surface and reduce its roughness, the SOI structure is typically finished by thermal, mechanical and/or chemical smoothing. The purpose of these treatments is more specifically to obtain a desired SOI thickness, as well as a smooth surface and a cured bond interface.
雖然這些處理部份地減少該等表面缺陷,但通常無法獲得最後SOI結構之應用所需的一最佳表面狀態。Although these treatments partially reduce the surface defects, an optimal surface state required for the application of the final SOI structure is usually not obtained.
本發明之一目的係提出一種用於製造一半導體型結構之層轉移方法,其可明顯地減少該轉移層之自由表面的粗度。An object of the present invention is to propose a layer transfer method for the manufacture of a semiconductor-type structure, which can significantly reduce the roughness of the free surface of the transfer layer.
本發明之目的更特定地在於設計該層轉移方法,使該方法可藉由在對應分開或分裂步驟時控制該破裂線之形成及演變來減少該轉移層之自由表面的粗度。The object of the present invention is more particularly to design the layer transfer method such that the method can reduce the roughness of the free surface of the transfer layer by controlling the formation and evolution of the rupture line at the corresponding separation or cleavage step.
為達此目的,本發明提出一種用於藉由將一層由一施體基材轉移至一受體基材上製造在絕緣體上半導體型結構之方法,其包含以下步驟: a)供給該施體基材及該受體基材, b)在該施體基材中形成界限該欲轉移層之一脆化區域, c)將該施體基材結合在該受體基材上,且相對於該欲轉移層與該脆化區域相對的該施體基材之表面係在該結合介面, d)沿著該脆化區域分開該施體基材,使該欲轉移層轉移至該受體基材上, 該轉移方法之特徵在於在該結合步驟前,它包含以下步驟:受控制地修改該施體基材及/或該受體基材之曲率以使該等基材至少在其周緣之一區域中互相移動遠離,欲形成該施體基材及/或該受體基材之結合介面的該面或該等兩面變形以具有大於或等於136 mm之一曲率幅度。To this end, the present invention proposes a method for fabricating a semiconductor-on-insulator type structure by transferring a layer from a donor substrate to a receiver substrate, comprising the following steps: a) supplying the donor substrate and the acceptor substrate, b) forming in the donor substrate a region of embrittlement bounding the layer to be transferred, c) bonding the donor substrate to the acceptor substrate and tying the surface of the donor substrate opposite the embrittled region with respect to the layer to be transferred at the bonding interface, d) separating the donor substrate along the embrittlement region to transfer the layer to be transferred onto the receptor substrate, The transfer method is characterized in that, prior to the bonding step, it comprises the step of controlled modification of the curvature of the donor substrate and/or the receiver substrate so that the substrates mutually Moving away, the face or faces that are to form the bonding interface of the donor substrate and/or the acceptor substrate are deformed to have an amplitude of curvature greater than or equal to 136 mm.
事實上,相較於在未先使該等基材變形之情形下實施結合,藉由在該(等)基材上施加一預定機械應力而在結合前以一整體方式修改該(等)基材之曲率可在結合時在製得之多層結構中儲存對應於該應力之額外機械能量。In fact, the substrate(s) are modified in an integral manner prior to bonding by applying a predetermined mechanical stress on the substrate(s), as compared to performing bonding without first deforming the substrates The curvature of the material can store additional mechanical energy corresponding to this stress in the resulting multilayer structure upon bonding.
這額外能量在可藉由任何習知方式,例如藉由施加一機械應力或藉由一熱處理明顯地開始分開該施體基材時釋放,且促進該微裂縫之發展及因此該破裂線之形成。促進該分開步驟之開始及展開的結果是減少該方法結束時該轉移層之自由表面的粗度。This additional energy is released when the donor substrate appreciably begins to separate by any known means, such as by applying a mechanical stress or by a thermal treatment, and promotes the development of the microcracks and thus the formation of the rupture line. The result of facilitating the initiation and unfolding of the separation step is a reduction in the roughness of the free surface of the transfer layer at the end of the method.
依據其他態樣,該提出之方法單獨或依據其全部技術上可能之組合具有以下不同特性: 依據一第一實施例,以一整體方式修改該施體基材及/或該受體基材之曲率; 該受控制地修改之步驟包含在該相關基材之面中的至少一面上沈積一另外層,該另外層係由熱膨脹係數與該基材之材料的熱膨脹係數不同的一材料形成,該另外層之材料係選擇成在該基材上施加可使它變形之一受控制機械應力; 該另外層之沈積係在該基材之兩面上實施,該等第一與第二面之該等另外層係由具有互不相同之熱膨脹係數的材料形成,該等另外層之材料係選擇成在該基材上施加可使它變形之一受控制機械應力; 該另外層之沈積係在該基材之兩面上實施,沈積在該等第一與第二面之該等另外層具有不同厚度,厚度之差係選擇成在該基材上施加可使它變形之一受控制機械應力; 在沈積該等另外層後,移除該等另外層中之至少一另外層的至少一部分; 該方法包含在結合前,在該受體基材上沈積一多晶矽電荷捕捉層; 該受控制地變形之步驟包含氧化該施體基材及/或該受體基材之至少一表面區域以便在該基材上施加可使它變形之一受控制機械應力; 該受體基材包含一多晶矽電荷捕捉層,氧化該基材包含氧化該電荷捕捉層; 沈積該另外層係藉由在一反應器中化學蒸氣沈積來實施; 該施體基材及該受體基材均以一凸方式變形; 依據一第二實施例,以一局部方式修改該施體基材及/或該受體基材之曲率; 該受控制地修改該施體及/或受體基材之步驟包含以下步驟: 將該受體基材定位在具有多數槽之一支撐件的表面上,欲形成該結合介面的該受體基材之面係與該支撐件之表面相對, 在該等槽中施加一第一壓力,該第一壓力比施加在欲形成該結合介面的該受體基材之該面上的一第二壓力小,及 在保持該等第一與第二壓力之情形下,將該施體基材結合在該受體基材上,且沿著該脆化區域分開該施體基材; 欲形成該施體基材及/或該受體基材之該結合介面的該面或該等兩面變形以具有大於或等於180 mm,且最好大於或等於250 mm之一曲率幅度。According to other aspects, the proposed method, alone or in all technically possible combinations thereof, has the following different characteristics: According to a first embodiment, the curvature of the donor substrate and/or the receptor substrate is modified in an integral manner; The step of controlled modification includes depositing an additional layer on at least one of the faces of the associated substrate, the additional layer being formed of a material having a coefficient of thermal expansion different from that of the material of the substrate, the additional layer the material is selected to exert a controlled mechanical stress on the substrate that can deform it; The deposition of the additional layers is carried out on both sides of the substrate, the additional layers of the first and second sides are formed of materials having mutually different coefficients of thermal expansion, the materials of the additional layers are selected to be applying a controlled mechanical stress on the substrate that can deform it; The deposition of the additional layer is carried out on both sides of the substrate, the additional layers deposited on the first and second sides have different thicknesses, the difference in thickness being selected such that application on the substrate can deform it One is controlled mechanical stress; removing at least a portion of at least one of the additional layers after depositing the additional layers; The method includes depositing a polysilicon charge trapping layer on the acceptor substrate prior to bonding; The step of controlled deforming comprises oxidizing at least a surface area of the donor substrate and/or the receptor substrate to apply a controlled mechanical stress on the substrate that can deform it; the acceptor substrate includes a polysilicon charge trapping layer, and oxidizing the substrate includes oxidizing the charge trapping layer; depositing the additional layer is carried out by chemical vapor deposition in a reactor; Both the donor substrate and the acceptor substrate are deformed in a convex manner; According to a second embodiment, the curvature of the donor substrate and/or the receptor substrate is modified in a localized manner; The step of controlled modification of the donor and/or receptor substrate comprises the steps of: The receptor substrate is positioned on the surface of a support member having a plurality of grooves, and the surface of the receptor substrate to form the bonding interface is opposite to the surface of the support member, applying a first pressure in the grooves that is less than a second pressure applied to the face of the receptor substrate on which the bonding interface is to be formed, and while maintaining the first and second pressures, bonding the donor substrate to the receptor substrate and separating the donor substrate along the embrittled region; The face or faces of the bonding interface to be formed of the donor substrate and/or the receptor substrate are deformed to have an amplitude of curvature greater than or equal to 180 mm, and preferably greater than or equal to 250 mm.
本發明亦有關於一種用於減少在絕緣體上半導體型結構之暴露表面粗度的方法,其特徵在於它包含藉由上述方法形成該結構,該暴露表面係在沿著該脆化區域分開該施體基材後獲得。The present invention also relates to a method for reducing the exposed surface roughness of a semiconductor-on-insulator type structure, characterized in that it comprises forming the structure by the above-described method, the exposed surface being separated from the donor body along the embrittled region obtained after the substrate.
提出之方法可藉由轉移一關注層製造SOI型多層結構,其中該關注轉移層相對習知技術具有較小粗度。該方法係以在結合前控制該施體及/或受體基材之曲率的修改為基礎。The proposed method can fabricate SOI-type multi-layer structures by transferring a layer of interest, wherein the transferred layer of interest has a smaller thickness relative to the prior art. The method is based on controlling the modification of the curvature of the donor and/or receptor substrate prior to binding.
一層轉移方法習知地包含在該施體基材中形成界限該欲轉移層之一脆化區域。依據該Smart Cut™法,該脆化區域係藉由將氫及/或氦離子植入到該施體基材之一預定深度來形成。該選擇之深度決定該欲轉移層之厚度。One-layer transfer methods conventionally involve forming a brittle region in the donor substrate that bounds the layer to be transferred. According to the Smart Cut™ method, the embrittled region is formed by implanting hydrogen and/or helium ions into the donor substrate to a predetermined depth. The selected depth determines the thickness of the layer to be transferred.
欲結合之該等施體及受體基材的表面接著進行一適當處理以便在後來形成這些表面之一親水性分子結合。The surfaces of the donor and acceptor substrates to be bound are then subjected to an appropriate treatment to later form a hydrophilic molecule binding to the surfaces.
在結合後,對該多層結構進行一熱退火且由該受體基材沿著該脆化區域分開該施體基材,藉此使該欲轉移層轉移至該受體基材上。After bonding, the multilayer structure is thermally annealed and the donor substrate is separated from the acceptor substrate along the embrittled region, thereby transferring the layer to be transferred onto the acceptor substrate.
依據提出之方法,在結合該等基材前,一受控制應力施加在該等二基材中之至少一基材上以便修改該基材之曲率而使該等基材至少在其周緣之一區域中互相移動遠離。換言之,一基材之周緣的一區域與在該結合步驟時欲與其接觸之另一基材周緣的區域間的距離在修改該(等)相關基材之曲率後比較大。According to the proposed method, before bonding the substrates, a controlled stress is applied to at least one of the two substrates in order to modify the curvature of the substrate such that the substrates are at least one of their peripheries move away from each other in the area. In other words, the distance between an area of the periphery of one substrate and the area of the periphery of the other substrate to be in contact during the bonding step is relatively large after modifying the curvature of the substrate(s) concerned.
該曲率可以一整體方式呈一凸或凹形地,或以一局部方式修改。The curvature can be convex or concave in a global manner, or modified in a local manner.
「以一整體方式修改」係用以表示修改該基材整體之曲率以獲得一凹或凸形。當該基材具有一圓盤形時,它在變形後具有一大致拋物線形。"Modified in an integral manner" is used to mean modifying the overall curvature of the substrate to obtain a concave or convex shape. When the substrate has a disk shape, it has a substantially parabolic shape after deformation.
應了解該等用語「凸」及「凹」是相對稱為「前面」之欲形成該結合介面的該基材之面的曲率而言。因此,當該前面之曲率為凸時,該基材稱為「凸」,且當該前面之曲率為凹時,該基材稱為「凹」。It should be understood that the terms "convex" and "concave" are relative to the curvature of the face of the substrate on which the bonding interface is to be formed, referred to as the "front face". Thus, when the curvature of the front face is convex, the substrate is referred to as "convex", and when the curvature of the front face is concave, the substrate is referred to as "concave."
「以一局部方式修改」係用以表示只有該基材之一區域(包括該周緣之至少一區域)變形。"Modified in a local manner" is used to mean that only one area of the substrate (including at least one area of the perimeter) is deformed.
不論是整體或局部,該曲率之該修改未修改該基材之厚度。Whether globally or locally, the modification of the curvature does not modify the thickness of the substrate.
具有一整體凸或凹曲率之一基材例分別地顯示在圖3A與3B中。Examples of substrates with an overall convex or concave curvature are shown in Figures 3A and 3B, respectively.
圖3A之基材20自由地放置在通常完全平坦之一平坦基準支持件P且已經以一凹方式變形。該前面21(欲形成該結合介面)係上面。與該前面21相對之後面22與該前面平行,且該基材20具有一實質不變厚度。The
圖3B所示之基材20已經以一凸方式變形。該前面21係上面。該後面22與該前面21平行。The
該基材之曲率通常藉由稱為「翹曲」且以Bw表示之一幅度參數及/或藉由稱為「扭曲」且以Wp表示之一扭曲參數Wp來量化。The curvature of the substrate is typically quantified by an amplitude parameter called "warp" and denoted by Bw and/or by a twist parameter Wp called "twist" and denoted by Wp.
Bw對應於該基材之中間平面Pm(以虛線表示)的中心點C與對應於該基材放置之一基準支持件的一基準平面P間之距離。在圖3A中,藉由使用該基準支持件在該基材之前面上的投影P1來進行計算。依據圖3A,Bw在一凹曲率之情形中為負,而依據圖3B,在一凸曲率之情形中為正。Bw corresponds to the distance between the center point C of the median plane Pm of the substrate (indicated by a dashed line) and a reference plane P corresponding to a reference support on which the substrate is placed. In Figure 3A, the calculation is performed by using the projection P1 of the reference support on the front face of the substrate. According to FIG. 3A, Bw is negative in the case of a concave curvature, while according to FIG. 3B, it is positive in the case of a convex curvature.
該基材變形而具有大於或等於136 mm之一曲率幅度參數Bw。因此,該施體基材分開及該欲轉移層轉移至該受體基材上後獲得之SOI結構的暴露表面粗度急劇地減少。該暴露表面係該轉移層之暴露表面。The substrate is deformed to have a curvature magnitude parameter Bw greater than or equal to 136 mm. Consequently, the exposed surface roughness of the SOI structure obtained after separation of the donor substrate and transfer of the to-be-transferred layer onto the receiver substrate is drastically reduced. The exposed surface is the exposed surface of the transfer layer.
該粗度之減少比申請人預期的減少多,且甚至在該基材變形而具有大於或等於180 mm或甚至大於或等於250 mm之一曲率幅度參數Bw時更為顯著。The reduction in roughness is greater than expected by the applicant, and is even more pronounced when the substrate is deformed to have a curvature magnitude parameter Bw greater than or equal to 180 mm or even greater than or equal to 250 mm.
在圖3A與3B中,因為該基材變形但沒有扭曲,所以Wp為零。In Figures 3A and 3B, Wp is zero because the substrate is deformed but not twisted.
該等基材在其初始狀態時可已具有對應該等參數Bw及Wp之一特定曲率。在這情形中,該等基材中之至少一基材依據先前所述者變形。但是較佳的是使該基材按其初始曲率變形以便減少斷裂之風險。因此,若該基材具有一特定凹曲率,它可以一凹方式變形。或者,若該基材具有一特定凸曲率,它可以一凸方式變形。The substrates may already have a specific curvature in their initial state corresponding to the parameters Bw and Wp. In this case, at least one of the substrates is deformed according to what was previously described. It is however preferred to deform the substrate to its original curvature in order to reduce the risk of breakage. Thus, if the substrate has a specific concave curvature, it can deform in a concave manner. Alternatively, if the substrate has a specific convex curvature, it can be deformed in a convex manner.
為實施該方法,只要在該結合步驟時以一整體及受控制方式修改至少該施體基材或該受體基材之曲率以使該等基材之至少一周緣區域互相移動遠離就夠了。因此在分開該施體基材時以一最佳方式由該周緣區域釋放在該等基材變形時累積該等基材中之一或另一基材中的能量。To carry out the method, it is sufficient to modify the curvature of at least the donor substrate or the receptor substrate in an integral and controlled manner during the bonding step so that at least peripheral regions of the substrates move away from each other. The energy accumulated in one or the other of the substrates upon deformation of the substrates is thus released from the peripheral region in an optimal manner when the donor substrates are separated.
此外,該等施體及受體基材宜藉由自由結合來結合,換言之,該等基材可在結合後自由地改變空間構形以便互相配合。這構形之改變可例如包含幅度參數Bw或扭曲參數Wp之改變。Furthermore, the donor and acceptor substrates are desirably bound by free binding, in other words, the substrates can freely change their spatial configuration after binding so as to cooperate with each other. Changes in this configuration may, for example, include changes in the amplitude parameter Bw or the twist parameter Wp.
例如,在結合前以一凸方式彎曲用30 mm之一幅度參數Bw彎曲的一施體基材可在結合初始狀態時實質平坦之一受體基材上後具有仍呈一凸構形的15 mm之一幅度參數Bw。For example, a donor substrate bent in a convex manner with an amplitude parameter Bw of 30 mm prior to bonding may have a 15 mm gap still in a convex configuration after bonding on a receiver substrate that is substantially flat in the initial state An amplitude parameter Bw.
以下參照圖4a、4B、4C與4D提出在一整體變形情形中之較佳組合,並顯示該等基材在它們接觸以便結合前之位置。A preferred combination in an integral deformation scenario is presented below with reference to Figures 4a, 4B, 4C and 4D, and shows the substrates in their position before they come into contact for bonding.
請參閱圖4A,在該施體基材及該受體基材之各基材上施加一凸曲率。在這第一構態中,該等二基材23、24變形並朝其周緣之方向直到其周緣互相移動遠離。因此在該等基材之周緣間的距離E2
比在其中心部分之距離E1
大很多。因為這構態相較於其他構態提供具有另一應計能量的最後結構,且該另一應計能量更進一步減少該轉移層之粗度,所以這構態是較佳的。Referring to Figure 4A, a convex curvature is applied to each of the donor substrate and the receptor substrate. In this first configuration, the two
請參閱圖4B,在該施體基材上施加一凸曲率且該受體基材係在可為平坦或具有一特定曲率之一初始狀態。在這第二構態中,該施體基材變形並朝向其周緣之方向直到其周緣移動遠離該受體基材。因此就該施體基材之一相同幅度參數Bw而言,在該等基材之周緣間的距離E3 比在其中心部分之距離E1 大,但小於該第一構態之距離E2 。Referring to FIG. 4B, a convex curvature is applied to the donor substrate and the receptor substrate is in an initial state that may be flat or have a specific curvature. In this second configuration, the donor substrate deforms in the direction of its periphery until its periphery moves away from the acceptor substrate. Thus, for a same magnitude parameter Bw of the donor substrates, the distance E3 between the peripheries of the substrates is greater than the distance E1 at the central portion thereof, but smaller than the distance E2 of the first configuration.
請參閱圖4C,在該施體基材上施加一凸曲率且在該受體基材上施加一凹曲率,該施體基材之幅度參數Bw比該受體基材之幅度參數大。在這第三構態中,該施體基材及該受體基材都以相同方式變形。因為該施體基材之幅度參數Bw比該受體基材之幅度參數大,在該等基材之周緣間的距離E4 比在其中心部分之距離E1 大,但小於該第一構態之距離E2 及該第二構態之距離E3 。Referring to FIG. 4C, a convex curvature is applied to the donor substrate and a concave curvature is applied to the acceptor substrate, and the amplitude parameter Bw of the donor substrate is greater than that of the acceptor substrate. In this third configuration, both the donor substrate and the acceptor substrate are deformed in the same manner. Because the amplitude parameter Bw of the donor substrate is greater than that of the acceptor substrate, the distance E4 between the peripheries of the substrates is greater than the distance E1 at the central portion thereof, but less than the first configuration The distance E 2 and the distance E 3 of the second configuration state.
請參閱圖4C,在該受體基材上施加一凸曲率且該施體基材係在可為平坦或具有一特定曲率之一初始狀態。在這第四構態中,該受體基材變形並朝向其周緣之方向直到其周緣移動遠離該施體基材。因此就該受體基材之一相同幅度參數Bw而言,在該等基材之周緣間的距離E5 比在其中心部分之距離E1 大,但小於該第一構態之距離E2 。Referring to FIG. 4C, a convex curvature is applied to the receptor substrate and the donor substrate is in an initial state that may be flat or have a specific curvature. In this fourth configuration, the acceptor substrate deforms in the direction of its periphery until its periphery moves away from the donor substrate. Therefore, for a same amplitude parameter Bw of the acceptor substrates, the distance E5 between the peripheries of the substrates is greater than the distance E1 at the central portion thereof, but smaller than the distance E2 of the first configuration .
依據一第一實施例,該基材之受控制變形包含在高溫下沈積另一層在該基材之該等面中之至少一面上。所謂「高溫」表示顯著地大於室溫,宜大於200℃,較佳地大於500℃且以一更佳方式大於800℃的一溫度。According to a first embodiment, the controlled deformation of the substrate comprises depositing another layer on at least one of the faces of the substrate at high temperature. By "high temperature" is meant a temperature significantly greater than room temperature, preferably greater than 200°C, preferably greater than 500°C and in a better manner greater than 800°C.
該另一層係由具有一熱膨脹係數之材料形成,且該熱膨脹係數與該基材之材料的熱膨脹係數不同。因此,在沈積後,當該溫度降低時,該另一層及該基材不同地收縮。在收縮時,該另一層由其沈積面施加一機械應力至該基材,因此沿著一優先方向,依據已實施該沈積之面以凹方式或以凸方式修改該基材之曲率。該機械應力之強度取決於該另一層之特性,特別是其厚度及其構成材料。The other layer is formed of a material having a thermal expansion coefficient different from that of the material of the substrate. Therefore, after deposition, the other layer and the substrate shrink differently when the temperature is lowered. Upon shrinkage, the other layer applies a mechanical stress to the substrate from its deposition surface, thus modifying the curvature of the substrate in a preferential direction, concavely or convexly, depending on the surface on which the deposition has been performed. The strength of this mechanical stress depends on the properties of the other layer, in particular its thickness and its constituent materials.
所屬技術領域中具有通常知識者可取得相對該基材之材料及厚度選擇該另一層之材料及厚度以控制該曲率之修改方式,即凹或凸,及在該基材上施加該參數Bw的一決定值。A person with ordinary knowledge in the art can obtain the modification of the material and thickness of the other layer to control the curvature, ie concave or convex, with respect to the material and thickness of the substrate, and to apply the parameter Bw on the substrate. a decision value.
實務上,先將該基材放在為達成這目的所提供之一反應腔室中,接著將該反應腔室加熱至隨著該基材及欲沈積之該另一層的性質變化的一加熱溫度。接著,將該另一層沈積在該基材上。如此,在該沈積步驟之全部或一部份時加熱該基材及該另一層。在沈積時可保持相同加熱溫度,或在沈積時可改變該加熱溫度。In practice, the substrate is first placed in a reaction chamber provided for this purpose, and the reaction chamber is then heated to a heating temperature that varies with the properties of the substrate and the other layer to be deposited . Next, the other layer is deposited on the substrate. As such, the substrate and the other layer are heated during all or part of the deposition step. The same heating temperature can be maintained during deposition, or the heating temperature can be changed during deposition.
因此調整該反應腔室之加熱溫度可調整在該基材冷卻,以往是降低至室溫,即大約20℃時施加在該基材上的溫度差。Therefore, adjusting the heating temperature of the reaction chamber can adjust the temperature difference applied to the substrate when the substrate is cooled, which in the past was lowered to room temperature, ie, about 20°C.
沈積該另一層宜在該反應腔室中藉由CVD(化學蒸氣沈積)來實施。CVD特別適合沈積厚度比該基材之厚度小的另一層。Deposition of the further layer is preferably carried out by CVD (chemical vapour deposition) in the reaction chamber. CVD is particularly suitable for depositing another layer that is less thick than the substrate.
依據這第一實施例,可在該基材之二相對面上沈積一另外層。在這情形中,各另外層係由具有一熱膨脹係數之材料形成,且該熱膨脹係數與該基材之材料的熱膨脹係數不同。According to this first embodiment, a further layer can be deposited on two opposite sides of the substrate. In this case, each additional layer is formed of a material having a coefficient of thermal expansion that is different from that of the material of the substrate.
此外,該等另外層可由相同材料形成,或由不同材料形成。Furthermore, the additional layers may be formed of the same material, or may be formed of different materials.
當該等另外層由相同材料形成時,它們具有相同熱膨脹係數。因此,必須小心確保它們具有互不相同之厚度以便施加可修改該基材之曲率的一應力。這可在沈積時藉由以一不對稱方式在該基材之一面上沈積比在另一面上大的一材料厚度,或在沈積後藉由從對應面移除該等另外層中之至少一另外層的一部份來達成。When the additional layers are formed of the same material, they have the same coefficient of thermal expansion. Therefore, care must be taken to ensure that they have mutually different thicknesses in order to apply a stress that modifies the curvature of the substrate. This can be done by depositing a greater thickness of material on one side of the substrate than on the other side during deposition, or by removing at least one of the additional layers from the corresponding side after deposition part of another layer.
當該等另外層由不同材料形成時,它們通常具有不同熱膨脹係數。因此可提供相同厚度之二另外層,或不同厚度之二另外層以便以更精確之方式調整該基材之曲率。以類似前述之一方式,厚度差可產生一不對稱沈積或在沈積後移除至少一另外層之一部份。When the additional layers are formed of different materials, they typically have different coefficients of thermal expansion. It is thus possible to provide two additional layers of the same thickness, or two additional layers of different thickness in order to adjust the curvature of the substrate in a more precise way. In a manner similar to the one previously described, the difference in thickness can result in an asymmetric deposition or removal of a portion of at least one additional layer after deposition.
依據一第二實施例,該基材之受控制變形係藉由該基材之表面熱氧化獲得。在該基材之表面之材料的氧化消耗其構成材料且形成一或多數對應氧化物。形成該氧化物在該基材內產生一機械應力,結果修改其曲率。According to a second embodiment, the controlled deformation of the substrate is obtained by thermal oxidation of the surface of the substrate. Oxidation of the material at the surface of the substrate consumes its constituent materials and forms one or more corresponding oxides. Forming the oxide creates a mechanical stress within the substrate, which in turn modifies its curvature.
該氧化步驟係在該基材之該等面中之一面或其兩面上實施。它較佳地對應於形成該埋藏氧化物層。The oxidizing step is performed on one or both sides of the substrate. It preferably corresponds to forming the buried oxide layer.
該基材之一面或如在該第一實施例中所述地事先沈積在該基材上之另一層的一面被氧化。One side of the substrate or another layer previously deposited on the substrate as described in the first embodiment is oxidized.
該基材之各面的氧化主要取決於其構成材料。事實上,由不同材料形成之兩層可用不同速度氧化,結果形成不同氧化物且形成不同厚度。這造成在該基材之兩面上施加不同機械應力,結果當該基材在氧化後冷卻時該基材變形。Oxidation of each side of the substrate depends primarily on its constituent materials. In fact, two layers formed of different materials can be oxidized at different rates, resulting in different oxides and different thicknesses. This results in the application of different mechanical stresses on both sides of the substrate, with the result that the substrate deforms when it cools after oxidation.
在各面上之氧化層的厚度取決於氧化時間。相較於一較短時間氧化,一長時間氧化可氧化一更大厚度之層。The thickness of the oxide layer on each side depends on the oxidation time. A longer time oxidation can oxidize a larger thickness layer than a shorter time oxidation.
圖5所示之一示範實施例係有關於在由高電阻矽形成之一基材上製成的SOI結構,且一多晶矽(多結晶矽)捕捉層31位在該氧化物層32與該初始基材30之間。該多晶矽捕捉層31已沈積在一初始基材30上,接著被氧化,因此結果大幅修改該基材之曲率。事實上,在高溫下,在此係800℃與1100℃之間的氧化在該多晶矽層上比在該基材之相對面上快,因此在該基材之兩面間產生一大氧化物厚度差。這使不同機械應力施加在該基材之兩面上,且當使該基材在氧化後到達室溫時使該基材大幅變形。舉例而言,氧化0.25 mm之多晶矽層可獲得直徑300 mm矽基材之大約130 mm至140 mm的曲率,且氧化0.5 mm之多晶矽層可獲得直徑300 mm矽基材之大約240 mm至250 mm的曲率。An exemplary embodiment shown in FIG. 5 relates to SOI structures fabricated on a substrate formed of high resistance silicon, with a polysilicon (polysilicon)
依據一第三實施例,該基材係藉由透過一支持件或「吸盤」施加機械應力來變形。According to a third embodiment, the substrate is deformed by applying mechanical stress through a support or "suction cup".
該支持件顯示在圖6中。這支持件40係組配成可承接一基材,且該基材之一面與該支持件之接觸表面41接觸。該支持件在其接觸表面上具有通常以一規則方式分布在該表面上的多數槽42。在圖6所示之支持件的實施例中,該等槽沿著兩組平行槽延伸,且該等兩組槽互相垂直且形成在該支持件之整個接觸表面上延伸的一方格圖案。該等槽具有真空抽吸裝置,該真空抽吸裝置有利地呈配置在該等槽中且與一真空泵流體連通之多數孔43形式。This support is shown in FIG. 6 . The
將該支持件40放在為達成這目的所提供之一腔室中,且將一基材定位在該支持件上。接著透過該真空抽吸裝置在該等槽中抽真空。位在該基材與該支持件間之區域的壓力P1減少,因此在該壓力P1與該腔室之壓力P2間產生一壓力差DP,使得DP=P1-P2<0。施加在該基材之不同區域範圍的壓力差在該基材之接觸表面上產生一機械應力。在這應力之作用下,抵靠該支持件40的該基材之多數部份因此局部地變形。明顯地,一不同壓力差可施加在該基材之單一部份或數個部份之範圍,以使該基材之一或多數周緣區域局部地變形。The
所屬技術領域中具有通常知識者可使該支持件40及該真空之施加組配成使該基材在該(等)所需區域中局部地變形。One of ordinary skill in the art can configure the
可調整該等壓力P1與P2以獲得比一最小DP大之一高DP。當DP>最小DP時,該基材被壓抵在該支持件上且固定在該支持件上,這對應於一「夾持」作用。The pressures P1 and P2 can be adjusted to obtain a high DP that is greater than a minimum DP. When DP>minimum DP, the substrate is pressed against and fixed on the support, which corresponds to a "clamping" effect.
調整使用該支持件使該基材變形之這方法的全部參數使得施加在該基材上之全部局部機械應力形成一整體機械應力以便以一整體方式修改該基材之曲率。亦調整該等實驗參數以便控制該基材之參數Bw值。All parameters of the method of deforming the substrate using the support are adjusted such that all local mechanical stresses exerted on the substrate form a global mechanical stress to modify the curvature of the substrate in a global manner. The experimental parameters were also adjusted in order to control the value of the parameter Bw of the substrate.
為如此做,例如可調整在該支持件之表面上之孔43或槽42的密度以使這些孔或槽在該支持件之中心部分範圍比其周緣部分多。亦可調整該等槽或該等孔之寬度,或其相對該基材之方位。該DP本身之值必須調整,可了解的是DP越大,該基材之曲率修改越大。To do this, for example, the density of
依據這第三實施例,當獲得所需曲率時,維持該等壓力P1與P2,且在該第一變形基材上實施可能事先變形之第二基材的結合。因此該結合係在維持該壓力差DP之情形下實施。在該結合波傳播時,該第二基材與由該第一基材施加之曲率至少部份地一致。According to this third embodiment, when the desired curvature is obtained, the pressures P1 and P2 are maintained and the bonding of the possibly previously deformed second substrate is carried out on the first deformed substrate. Therefore, the bonding is carried out while maintaining the pressure difference DP. The second substrate at least partially conforms to the curvature imparted by the first substrate as the combined wave propagates.
依據一第四實施例,可在一基材上施加一機械應力以便藉由實施一原子植入,或藉由一機械拋光(研磨)產生一受控制整體曲率。所屬技術領域中具有通常知識者可界定用於植入或拋光以獲得一決定曲率之操作條件。 例子 例1:二SOI結構之暴露表面的缺陷及粗度的比較According to a fourth embodiment, a mechanical stress can be applied on a substrate to create a controlled bulk curvature by performing an atomic implant, or by a mechanical polishing (grinding). One of ordinary skill in the art can define operating conditions for implantation or polishing to obtain a determined curvature. example Example 1: Comparison of defects and roughness of exposed surfaces of two SOI structures
依據用於如前所述地將一層由一施體基材轉移至一受體基材之一方法製造以a)與b)表示之二類似SOI結構。Two SOI-like structures denoted a) and b) were fabricated according to a method for transferring a layer from a donor substrate to a receiver substrate as previously described.
該等結構a)與b)只有該等施體與受體基材之曲率不同: 對該結構a)而言,在結合前在該等施體與受體基材上未施加受控制變形,該等基材具有小於100 mm之一特定曲率; 對該結構a)而言,在結合前在該等施體與受體基材上施加一受控制變形,以便在該基材上施加大於50 mm之一凸曲率。The structures a) and b) differ only in the curvature of the donor and acceptor substrates: For this structure a), no controlled deformation is applied to the donor and receptor substrates prior to bonding, the substrates having a specific curvature of less than 100 mm; For this structure a), a controlled deformation is applied to the donor and acceptor substrates prior to bonding in order to impose a convex curvature of greater than 50 mm on the substrates.
如上所述,該結合係自由的。As mentioned above, the binding is free.
圖7顯示一霧度圖,該圖係藉由在藉快速熱退火(RTA)分開及熱平滑化後,分別在該等SOI結構a)與b)之表面上雷射繞射獲得。所使用之雷射裝置係由KLA TENCOR公司販售之「SURFSCAN SP2」型雷射裝置。Figure 7 shows a haze map obtained by laser diffraction on the surfaces of the SOI structures a) and b), respectively, after separation and thermal smoothing by rapid thermal annealing (RTA). The laser device used is a "SURFSCAN SP2" laser device sold by KLA TENCOR.
該霧度圖顯示被該結構之表面繞射之雷射信號強度、該表面之粗度的特性。The haze map shows the intensity of the laser signal diffracted by the surface of the structure, the properties of the surface roughness.
在該結構a)之表面上測量的霧度非常不均勻,且由在一大中心部份50上及在該表面以下之一5.67 ppm最小值增加到在該表面之上周緣的一小弧形部份51上的一14.80 ppm最大值,即14.80-5.67=9.13 ppm之一幅度。The haze measured over the surface of the structure a) is very non-uniform and increases from a minimum of 5.67 ppm over a large
在該結構b)之表面上測量的霧度明顯地較均勻,且由在一小下部份52上之一6.63 ppm最小值增加到在一大中心區域53上之大約8.50 ppm,且到達在該表面之上周緣的一弧形部份54上的一10.80 ppm最大值,即10.80 ppm -6.63 ppm =4.17 ppm之一幅度。因此,在該結構b)之表面上測量的最大霧度及該霧度之幅度明顯地小於該結構a)之表面的最大霧度及該霧度之幅度。The haze measured over the surface of the structure b) was significantly more uniform and increased from a minimum of 6.63 ppm over a small
因此,相較於該結構a)之表面,該結構a)之表面具有較小粗度,且它以一較均勻之方式分布。Therefore, the surface of the structure a) has less roughness than the surface of the structure a) and it is distributed in a more uniform manner.
圖8顯示藉由在與圖7相同之表面上雷射繞射獲得的缺陷圖。當該繞射雷射信號超過一預定臨界強度時偵測到該等表面缺陷。所使用之雷射裝置與用於求得圖7之霧度圖者相同。FIG. 8 shows a defect map obtained by laser diffraction on the same surface as in FIG. 7 . The surface defects are detected when the diffractive laser signal exceeds a predetermined threshold intensity. The laser device used was the same as that used to obtain the haze map of FIG. 7 .
在圖8中獲得之缺陷分布實質上對應於圖7之霧度分布。The defect distribution obtained in FIG. 8 corresponds substantially to the haze distribution of FIG. 7 .
對該結構a)而言,缺陷很多且主要位在該表面之上周緣的一弧形部份55上,這表示該缺陷之分布非常不均勻。For the structure a), the defects are numerous and mainly located on an
對該結構b)而言,相較於該結構a),該等缺陷不是非常多。此外,該等缺陷以一比較均勻之方式分布在整個表面上。For the structure b), the defects are not very numerous compared to the structure a). Furthermore, the defects are distributed over the entire surface in a relatively uniform manner.
因此,事實上,在結合前以一整體及受控制方式修改該等施體及受體基材中之至少一基材可減少在分開後獲得之SOI結構之暴露表面的缺陷及粗度,且可使該缺陷及該粗度以一更均勻方式分布在整個暴露表面上。 例2:一SOI結構之暴露表面的粗度隨著該曲率(翹曲)之演變Thus, in fact, modifying at least one of the donor and acceptor substrates in an integral and controlled manner prior to bonding can reduce defects and roughness of the exposed surfaces of the SOI structure obtained after separation, and The defects and the roughness can be distributed over the entire exposed surface in a more uniform manner. Example 2: Evolution of the exposed surface roughness of an SOI structure with the curvature (warpage)
依據用於如前所述地將一層由一施體基材轉移至一受體基材之一方法製造一SOI結構。An SOI structure is fabricated according to a method for transferring a layer from a donor substrate to a receiver substrate as previously described.
在結合前施加受控制變形至該結構之受體基材,以便依據不同之曲率值在該基材上施加一凸曲率。該結合係自由的。該受體基材可藉由沈積另一層、藉由氧化該受體基材之一表面區域或藉由利用一支持件(吸盤)施加機械應力而變形。A controlled deformation is applied to the receptor substrate of the structure prior to bonding to impart a convex curvature on the substrate according to different curvature values. The binding is free. The receptor substrate can be deformed by depositing another layer, by oxidizing a surface area of the receptor substrate, or by applying mechanical stress with a support (suction cup).
圖9顯示一霧度圖,該圖係藉由在藉RTA分開及熱平滑化後,在該SOI結構之表面上雷射繞射獲得。所使用之雷射裝置係由KLA TENCOR公司販售之「SURFSCAN SP2」型雷射裝置。Figure 9 shows a haze map obtained by laser diffraction on the surface of the SOI structure after separation and thermal smoothing by RTA. The laser device used is a "SURFSCAN SP2" laser device sold by KLA TENCOR.
在該結構之表面上測量的霧度隨著該曲率增加而減少。事實上,具有大約5 ppm之一霧度的區域56隨著該曲率增加而增加並覆蓋該表面之大部份。具有大約10 ppm之一較高霧度的區域57在該製程中對應於一基材處理區域,且因此實質地保持相同面積。The haze measured on the surface of the structure decreases as the curvature increases. In fact, the
因此,當該曲率增加時,該SOI結構之暴露表面的粗度減少。該粗度在該曲率到達49 mm再到達89 mm時減少,接著在該曲率到達大約136 mm再到達181 mm時急劇地減少。Therefore, as the curvature increases, the roughness of the exposed surface of the SOI structure decreases. The thickness decreases when the curvature reaches 49 mm and then 89 mm, and then decreases sharply when the curvature reaches about 136 mm and then 181 mm.
圖10係對應於圖9之製圖顯示該暴露表面之粗度隨著該曲率演變的圖。縱座標粗度以Rq表示且用埃(Å)表示。FIG. 10 is a graph corresponding to the graph of FIG. 9 showing the thickness of the exposed surface as a function of the curvature. The ordinate thickness is expressed in Rq and in Angstroms (Å).
這圖確認在圖9中觀察之結果,即該粗度隨著曲率增加而減少。事實上,沒有變形之粗度平均值M係大約10.6 Å,接著對49 mm與89 mm之曲率而言分別地減少至10.2 Å與9.9 Å,且最後對136 mm與181 mm之曲率而言分別地下降至大約9.4 Å與8.8 Å。This figure confirms the observation in Figure 9 that the thickness decreases as the curvature increases. In fact, the mean value M of the undistorted roughness is about 10.6 Å, then decreases to 10.2 Å and 9.9 Å for curvatures of 49 mm and 89 mm, respectively, and finally decreases to 10.2 Å and 9.9 Å for curvatures of 136 mm and 181 mm, respectively down to about 9.4 Å and 8.8 Å.
1,2,3,4,5‧‧‧步驟
10‧‧‧氧化層
11‧‧‧轉移層
12‧‧‧矽層
13‧‧‧破裂線
20,23,24‧‧‧基材
21‧‧‧前面
22‧‧‧後面
30‧‧‧初始基材
31‧‧‧多晶矽捕捉層
32‧‧‧氧化物層
40‧‧‧支持件
41‧‧‧接觸表面
42‧‧‧槽
43‧‧‧孔
50‧‧‧大中心部份
51‧‧‧小弧形部份
52‧‧‧小下部份
53‧‧‧大中心區域
54,55‧‧‧弧形部份
56,57‧‧‧區域
A‧‧‧施體基材
B‧‧‧受體基材
Bw‧‧‧幅度參數
C‧‧‧中心點
E1,E2,E3,E4,E5‧‧‧距離
P‧‧‧平坦基準支持件;基準平面
Pm‧‧‧中間平面
P1‧‧‧投影
Wp‧‧‧扭曲參數1,2,3,4,5‧‧‧Step 10‧‧‧
本發明之其他優點及特性可在參照附圖閱讀藉由一說明及非限制例提供之以下說明後了解,其中: 圖1係一Smart Cut™型方法之圖,該方法係用於藉由將一層由一施體基材轉移至一受體基材上製造在絕緣體上半導體型結構; 圖2顯示在植入氫原子並接著進行熱退火後藉由該施體基材之一矽層的穿透式電子顯微術(TEM)獲得的斷面照片; 圖3A與3B顯示具有分別凹及凸之受控制整體曲率的一施體或受體基材的截面圖; 圖4A、4B、4C與4D顯示該施體基材及該受體基材在該結合介面之數個構態的示意圖; 圖5顯示依據一實施例之一SOI型結構的截面圖,該SOI型結構包含在一氧化物層與一轉移矽層間之一多晶矽層; 圖6顯示一支撐件或「吸盤」之立體圖; 圖7顯示稱為霧度圖之一粗度圖,該圖係藉由在藉熱退火分開及熱平滑化後獲得之二SOI結構的表面上雷射繞射獲得; 圖8顯示藉由在圖7之二SOI結構表面上雷射繞射獲得的缺陷圖; 圖9顯示不同曲率值(Bw)之霧度圖,該圖係藉由在藉熱退火分開及熱平滑化後獲得之一SOI結構的表面上雷射繞射獲得; 圖10係顯示對應於圖9之霧度圖,該暴露表面之粗度隨著該曲率演變的圖。Other advantages and characteristics of the present invention can be understood after reading the following description, provided by way of illustration and non-limiting example, with reference to the accompanying drawings, wherein: Figure 1 is a diagram of a Smart Cut™-type method for fabricating semiconductor-on-insulator-type structures by transferring a layer from a donor substrate to a receiver substrate; Figure 2 shows a cross-sectional photograph obtained by transmission electron microscopy (TEM) of a silicon layer of the donor substrate after implantation of hydrogen atoms and subsequent thermal annealing; 3A and 3B show cross-sectional views of a donor or acceptor substrate having controlled global curvatures that are concave and convex, respectively; Figures 4A, 4B, 4C and 4D show schematic diagrams of several configurations of the donor substrate and the acceptor substrate at the binding interface; 5 shows a cross-sectional view of an SOI-type structure including a polysilicon layer between an oxide layer and a transfer silicon layer, according to an embodiment; Figure 6 shows a perspective view of a support or "suction cup"; Figure 7 shows a roughness map called haze map obtained by laser diffraction on the surface of two SOI structures obtained after separation and thermal smoothing by thermal annealing; Figure 8 shows a defect map obtained by laser diffraction on the surface of the SOI structure of Figure 7bis; Figure 9 shows haze plots for different values of curvature (Bw) obtained by laser diffraction on the surface of an SOI structure obtained after separation by thermal annealing and thermal smoothing; FIG. 10 is a graph showing the evolution of the thickness of the exposed surface as a function of the curvature, corresponding to the haze graph of FIG. 9 .
20‧‧‧基材 20‧‧‧Substrate
21‧‧‧前面 21‧‧‧Front
22‧‧‧後面 22‧‧‧behind
Bw‧‧‧幅度參數 Bw‧‧‧amplitude parameter
C‧‧‧中心點 C‧‧‧Central point
P‧‧‧平坦基準支持件;基準平面 P‧‧‧Flat datum support; datum plane
Pm‧‧‧中間平面 Pm‧‧‧intermediate plane
P1‧‧‧投影 P1‧‧‧Projection
Claims (15)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1851165 | 2018-02-12 | ||
FR1851165A FR3077923B1 (en) | 2018-02-12 | 2018-02-12 | METHOD OF MANUFACTURING A SEMICONDUCTOR TYPE STRUCTURE ON INSULATION BY LAYER TRANSFER |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201939667A TW201939667A (en) | 2019-10-01 |
TWI771565B true TWI771565B (en) | 2022-07-21 |
Family
ID=62092095
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW108104621A TWI771565B (en) | 2018-02-12 | 2019-02-12 | Method for manufacturing a semiconductor on insulator type structure by layer transfer |
Country Status (9)
Country | Link |
---|---|
US (1) | US11373898B2 (en) |
JP (1) | JP7314445B2 (en) |
KR (1) | KR102683031B1 (en) |
CN (1) | CN111386600B (en) |
DE (1) | DE112019000754T5 (en) |
FR (1) | FR3077923B1 (en) |
SG (1) | SG11202004605VA (en) |
TW (1) | TWI771565B (en) |
WO (1) | WO2019155081A1 (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW330307B (en) * | 1995-10-06 | 1998-04-21 | Canon Kk | Semiconductor substrate and producing method thereof |
US20060024917A1 (en) * | 2004-07-29 | 2006-02-02 | Silicon Genesis Corporation | Method and system for fabricating strained layers for the manufacture of integrated circuits |
US20060292822A1 (en) * | 2005-06-27 | 2006-12-28 | Ya-Hong Xie | Method for producing dislocation-free strained crystalline films |
TW200931503A (en) * | 2007-10-10 | 2009-07-16 | Semiconductor Energy Lab | Method of manufacturing semiconductor device |
TW201214612A (en) * | 2010-09-23 | 2012-04-01 | Soitec Silicon On Insulator | Direct bonding method with reduction in overlay misalignment |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0355822A (en) * | 1989-07-25 | 1991-03-11 | Shin Etsu Handotai Co Ltd | Manufacture of substrate for forming semiconductor element |
JP3239884B2 (en) * | 1989-12-12 | 2001-12-17 | ソニー株式会社 | Semiconductor substrate manufacturing method |
FR2848336B1 (en) * | 2002-12-09 | 2005-10-28 | Commissariat Energie Atomique | METHOD FOR PRODUCING A STRESS STRUCTURE FOR DISSOCIATING |
US20090325362A1 (en) * | 2003-01-07 | 2009-12-31 | Nabil Chhaimi | Method of recycling an epitaxied donor wafer |
FR2855908B1 (en) * | 2003-06-06 | 2005-08-26 | Soitec Silicon On Insulator | METHOD FOR OBTAINING A STRUCTURE COMPRISING AT LEAST ONE SUBSTRATE AND AN ULTRAMINO LAYER |
US9011598B2 (en) * | 2004-06-03 | 2015-04-21 | Soitec | Method for making a composite substrate and composite substrate according to the method |
CN101248519B (en) * | 2005-02-28 | 2011-08-24 | 硅源公司 | Substrate stiffness method and resulting devices for layer transfer processes |
US7745313B2 (en) * | 2008-05-28 | 2010-06-29 | Solexel, Inc. | Substrate release methods and apparatuses |
FR2919427B1 (en) * | 2007-07-26 | 2010-12-03 | Soitec Silicon On Insulator | STRUCTURE A RESERVOIR OF LOADS. |
FR2926674B1 (en) * | 2008-01-21 | 2010-03-26 | Soitec Silicon On Insulator | METHOD FOR MANUFACTURING COMPOSITE STRUCTURE WITH STABLE BONDING OXIDE LAYER |
EP2161741B1 (en) * | 2008-09-03 | 2014-06-11 | Soitec | Method for fabricating a semiconductor on insulator substrate with reduced SECCO defect density |
FR2941302B1 (en) * | 2009-01-19 | 2011-04-15 | Soitec Silicon On Insulator | METHOD FOR TESTING THE SUBSTRATE SUBSTRATE OF A "SEMICONDUCTOR ON INSULATION" TYPE SUBSTRATE |
EP2213415A1 (en) * | 2009-01-29 | 2010-08-04 | S.O.I. TEC Silicon | Device for polishing the edge of a semiconductor substrate |
JP5851113B2 (en) * | 2010-04-26 | 2016-02-03 | 株式会社半導体エネルギー研究所 | Method for manufacturing SOI substrate |
FR2977073B1 (en) * | 2011-06-23 | 2014-02-07 | Soitec Silicon On Insulator | METHOD FOR TRANSFERRING A SEMICONDUCTOR LAYER, AND SUBSTRATE COMPRISING A CONTAINMENT STRUCTURE |
FR2995444B1 (en) * | 2012-09-10 | 2016-11-25 | Soitec Silicon On Insulator | METHOD FOR DETACHING A LAYER |
US10381260B2 (en) * | 2014-11-18 | 2019-08-13 | GlobalWafers Co., Inc. | Method of manufacturing high resistivity semiconductor-on-insulator wafers with charge trapping layers |
FR3045933B1 (en) * | 2015-12-22 | 2018-02-09 | Soitec | SUBSTRATE FOR ACOUSTIC SURFACE WAVE OR ACOUSTIC WAVE DEVICE OF TEMPERATURE COMPENSATED VOLUME |
FR3057396B1 (en) * | 2016-10-10 | 2018-12-14 | Soitec | FRONT-SIDE TYPE IMAGE SENSOR SUBSTRATE AND METHOD OF MANUFACTURING SUCH A SUBSTRATE |
FR3073083B1 (en) * | 2017-10-31 | 2019-10-11 | Soitec | METHOD FOR MANUFACTURING A FILM ON A FLEXIBLE SHEET |
-
2018
- 2018-02-12 FR FR1851165A patent/FR3077923B1/en active Active
-
2019
- 2019-02-12 DE DE112019000754.8T patent/DE112019000754T5/en active Pending
- 2019-02-12 KR KR1020207017115A patent/KR102683031B1/en active IP Right Grant
- 2019-02-12 TW TW108104621A patent/TWI771565B/en active
- 2019-02-12 WO PCT/EP2019/053427 patent/WO2019155081A1/en active Application Filing
- 2019-02-12 JP JP2020536572A patent/JP7314445B2/en active Active
- 2019-02-12 SG SG11202004605VA patent/SG11202004605VA/en unknown
- 2019-02-12 CN CN201980005951.9A patent/CN111386600B/en active Active
- 2019-02-12 US US16/969,350 patent/US11373898B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW330307B (en) * | 1995-10-06 | 1998-04-21 | Canon Kk | Semiconductor substrate and producing method thereof |
US20060024917A1 (en) * | 2004-07-29 | 2006-02-02 | Silicon Genesis Corporation | Method and system for fabricating strained layers for the manufacture of integrated circuits |
US20060292822A1 (en) * | 2005-06-27 | 2006-12-28 | Ya-Hong Xie | Method for producing dislocation-free strained crystalline films |
TW200931503A (en) * | 2007-10-10 | 2009-07-16 | Semiconductor Energy Lab | Method of manufacturing semiconductor device |
TW201214612A (en) * | 2010-09-23 | 2012-04-01 | Soitec Silicon On Insulator | Direct bonding method with reduction in overlay misalignment |
Also Published As
Publication number | Publication date |
---|---|
KR102683031B1 (en) | 2024-07-09 |
KR20200117986A (en) | 2020-10-14 |
JP7314445B2 (en) | 2023-07-26 |
FR3077923B1 (en) | 2021-07-16 |
FR3077923A1 (en) | 2019-08-16 |
SG11202004605VA (en) | 2020-06-29 |
US11373898B2 (en) | 2022-06-28 |
CN111386600A (en) | 2020-07-07 |
TW201939667A (en) | 2019-10-01 |
JP2021513211A (en) | 2021-05-20 |
WO2019155081A1 (en) | 2019-08-15 |
CN111386600B (en) | 2024-07-23 |
US20210050250A1 (en) | 2021-02-18 |
DE112019000754T5 (en) | 2020-10-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100869399B1 (en) | Surface treatment for multi-layer wafers formed from layers of materials chosen from among semiconducting materials | |
US7803695B2 (en) | Semiconductor substrate and process for producing it | |
JP5258564B2 (en) | Method for transferring a thin film onto a support | |
JP6085371B2 (en) | Semiconductor device substrate | |
KR101292111B1 (en) | A method of producing a heterostructure with local adaptation of the thermal expansion coefficient | |
JP2005532688A (en) | Transition of thin layers from wafers with buffer layers. | |
JP2019521510A (en) | Method of manufacturing a strained semiconductor-on-insulator substrate | |
JP4987470B2 (en) | Method for producing ultrathin layer thinned by inducing self-supporting | |
TWI724114B (en) | Method for determining a suitable implanting energy in a donor substrate and process for fabricating a structure of semiconductor-on-insulator type | |
KR102019653B1 (en) | Production method of soi wafer, and soi wafer | |
JP2011515838A (en) | Method for fabricating a semiconductor-on-insulator type substrate | |
TWI430339B (en) | Method for the preparation of a multi-layered crystalline structure | |
TWI771565B (en) | Method for manufacturing a semiconductor on insulator type structure by layer transfer | |
JP5053252B2 (en) | Method for manufacturing a heterostructure comprising at least one thick layer of semiconductor material | |
JP4802624B2 (en) | Manufacturing method of bonded SOI wafer | |
EP1542275A1 (en) | A method for improving the quality of a heterostructure | |
TWI588886B (en) | Method of fabricating a semiconductor device | |
JP4381416B2 (en) | Injection method through irregular surfaces | |
WO2013052236A1 (en) | Methods of processing units comprising crystalline materials, and methods of forming semiconductor-on insulator constructions | |
CN118633150A (en) | Method for manufacturing a semiconductor-on-insulator structure | |
TW202347608A (en) | Process for fabricating a double semiconductor-on-insulator structure | |
JP2023087907A (en) | Semiconductor device and method for manufacturing semiconductor device | |
TW202347444A (en) | Process for transferring a thin layer onto a carrier substrate |