[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

TWI608132B - Method of electroplating photoresist defined features from copper electroplating baths containing reaction products of pyridyl alkylamines and bisepoxides - Google Patents

Method of electroplating photoresist defined features from copper electroplating baths containing reaction products of pyridyl alkylamines and bisepoxides Download PDF

Info

Publication number
TWI608132B
TWI608132B TW105123628A TW105123628A TWI608132B TW I608132 B TWI608132 B TW I608132B TW 105123628 A TW105123628 A TW 105123628A TW 105123628 A TW105123628 A TW 105123628A TW I608132 B TWI608132 B TW I608132B
Authority
TW
Taiwan
Prior art keywords
copper
photoresist
bath
plating
features
Prior art date
Application number
TW105123628A
Other languages
Chinese (zh)
Other versions
TW201706456A (en
Inventor
馬修 朵塞特
齊拉 奈耶札貝托瓦
義 秦
朱莉亞 沃特克
喬安娜 魯維查克
艾里克 瑞汀頓
馬克 列斐伏爾
Original Assignee
羅門哈斯電子材料有限公司
陶氏全球科技責任有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 羅門哈斯電子材料有限公司, 陶氏全球科技責任有限公司 filed Critical 羅門哈斯電子材料有限公司
Publication of TW201706456A publication Critical patent/TW201706456A/en
Application granted granted Critical
Publication of TWI608132B publication Critical patent/TWI608132B/en

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/061Etching masks
    • H05K3/064Photoresists
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D3/00Electroplating: Baths therefor
    • C25D3/02Electroplating: Baths therefor from solutions
    • C25D3/38Electroplating: Baths therefor from solutions of copper
    • CCHEMISTRY; METALLURGY
    • C07ORGANIC CHEMISTRY
    • C07DHETEROCYCLIC COMPOUNDS
    • C07D303/00Compounds containing three-membered rings having one oxygen atom as the only ring hetero atom
    • C07D303/02Compounds containing oxirane rings
    • C07D303/04Compounds containing oxirane rings containing only hydrogen and carbon atoms in addition to the ring oxygen atoms
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/02Electroplating of selected surface areas
    • C25D5/022Electroplating of selected surface areas using masking means
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D7/00Electroplating characterised by the article coated
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D7/00Electroplating characterised by the article coated
    • C25D7/12Semiconductors
    • C25D7/123Semiconductors first coated with a seed layer or a conductive layer
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/0002Lithographic processes using patterning methods other than those involving the exposure to radiation, e.g. by stamping
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/26Processing photosensitive materials; Apparatus therefor
    • G03F7/40Treatment after imagewise removal, e.g. baking
    • G03F7/405Treatment with inorganic or organometallic reagents after imagewise removal
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H01L21/0274Photolithographic processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007Surface contacts, e.g. bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/03Manufacturing methods
    • H01L2224/034Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/0346Plating
    • H01L2224/03462Electroplating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/03Manufacturing methods
    • H01L2224/0347Manufacturing methods using a lift-off mask
    • H01L2224/03472Profile of the lift-off mask
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/0501Shape
    • H01L2224/05012Shape in top view
    • H01L2224/05015Shape in top view being circular or elliptic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/114Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1146Plating
    • H01L2224/11462Electroplating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/1147Manufacturing methods using a lift-off mask
    • H01L2224/11472Profile of the lift-off mask
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Organic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Electrochemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Inorganic Chemistry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electroplating And Plating Baths Therefor (AREA)
  • Electroplating Methods And Accessories (AREA)
  • Electrodes Of Semiconductors (AREA)

Description

自含有吡啶基烷基胺及雙環氧化物之反應產物的銅電鍍覆浴液電鍍覆光阻劑限定之特徵的方法 Method for characterizing a copper electroplating bath electroplating photoresist from a reaction product containing a pyridylalkylamine and a bisepoxide

本發明係有關一種自包含吡啶基烷基胺及雙環氧化物之反應產物的銅電鍍覆浴液電鍍覆光阻劑限定之特徵的方法。更特定言之,本發明係有關一種自包含吡啶基烷基胺及雙環氧化物之反應產物的銅電鍍覆浴液電鍍覆光阻劑限定之特徵的方法,其中所述光阻劑限定之特徵具有基本上均勻的表面形態。 The present invention is directed to a method of characterizing a copper electroplating bath electroplating photoresist from a reaction product comprising a pyridylalkylamine and a bisepoxide. More particularly, the present invention relates to a method of defining a feature of a copper electroplating bath electroplating photoresist comprising a reaction product comprising a pyridylalkylamine and a bisepoxide, wherein the photoresist is characterized It has a substantially uniform surface morphology.

光阻劑限定之特徵包含銅柱及再分佈層佈線,諸如積體電路晶片及印刷電路板之結合襯墊及線空間特徵。所述特徵藉由微影方法形成,其中將光阻劑施加至基板(諸如半導體晶圓晶片,通常在封裝技術中稱為晶粒,或環氧樹脂/玻璃印刷電路板)。通常,將光阻劑施加至基板之表面,且將具有圖案之遮罩施加至光阻劑上。將具有遮罩之基板曝露於諸如UV光之輻射。典型地,將曝露於輻射之光阻劑部分顯影 掉或移除,使基板之表面曝露。視遮罩之特定圖案而定,電路線或孔口之輪廓可用留在基板上之未曝露的光阻劑形成,形成電路線圖案或孔口之側壁。基板之表面包含使得基板表面能夠導電之金屬晶種層或其他導電金屬或金屬合金材料。將具有圖案化光阻劑之基板接著浸沒在金屬電鍍覆浴液(典型地,銅電鍍覆浴液)中,且將金屬電鍍覆在電路線圖案或孔口中,以形成特徵,諸如柱、結合襯墊或電路線,亦即,線空間特徵。當電鍍覆完成時,用剝離溶液將光阻劑之其餘部分自基板剝離,且進一步處理具有光阻劑限定之特徵的基板。 Photoresist-defined features include copper pillars and redistribution layer wiring, such as bond pads and line space features of integrated circuit wafers and printed circuit boards. The features are formed by a lithography method in which a photoresist is applied to a substrate (such as a semiconductor wafer wafer, commonly referred to in the packaging art as a die, or an epoxy/glass printed circuit board). Typically, a photoresist is applied to the surface of the substrate and a patterned mask is applied to the photoresist. The masked substrate is exposed to radiation such as UV light. Typically, a portion of the photoresist that is exposed to radiation is developed Remove or remove to expose the surface of the substrate. Depending on the particular pattern of the mask, the outline of the circuit trace or aperture may be formed with an unexposed photoresist left on the substrate to form a sidewall of the circuit trace or aperture. The surface of the substrate comprises a metal seed layer or other conductive metal or metal alloy material that enables the surface of the substrate to conduct electricity. The substrate with the patterned photoresist is then immersed in a metal plating bath (typically, a copper plating bath) and the metal is plated in a circuit trace or aperture to form features such as pillars, bonds A pad or circuit line, that is, a line space feature. When the plating is completed, the remaining portion of the photoresist is stripped from the substrate with a lift-off solution, and the substrate having the characteristics defined by the photoresist is further processed.

柱(諸如銅柱)典型地用焊料蓋住以實現鍍覆柱之半導體晶片與基板之間的黏合以及電導。所述安排見於先進封裝技術。歸因於改進的輸入/輸出(I/O)密度,與單獨焊料凸起相比,焊料覆蓋之銅柱結構在先進封裝應用中為快速生長段。具有不可回焊銅柱及可回焊焊料帽之銅柱凸塊具有以下優點:(1)銅具有低電阻及高電流密度能力;(2)銅之導熱率提供超過三倍的焊料凸塊導熱率;(3)可改進可能引起可靠性問題之傳統BGA CTE(球狀柵格陣列熱膨脹係數)錯配問題;以及(4)銅柱在回焊期間不塌陷,允許極細間距且不損害托腳高度。 A post, such as a copper post, is typically covered with solder to effect adhesion and conductance between the semiconductor wafer of the plated post and the substrate. The arrangement is found in advanced packaging technology. Due to the improved input/output (I/O) density, the solder-covered copper pillar structure is a fast growing segment in advanced packaging applications compared to individual solder bumps. Copper stud bumps with non-returnable copper posts and reflowable solder caps have the following advantages: (1) copper has low resistance and high current density capability; (2) copper thermal conductivity provides more than three times solder bump thermal conductivity Rate; (3) can improve the traditional BGA CTE (spherical grid array thermal expansion coefficient) mismatch problem that may cause reliability problems; and (4) the copper column does not collapse during reflow, allowing very fine pitch without damaging the standoff height.

在所有銅柱凸塊製造方法中,電鍍覆到目前為止為商業上最可行之方法。在實際工業生產中,考慮到成本及製程條件,電鍍覆提供大規模生產率,且在形成銅柱之後不存在用以改變銅柱表面形態之拋光或腐蝕製程。因此,尤其重要的為藉由電鍍覆獲得平滑表面形態。用於電鍍覆銅柱之 理想銅電鍍覆化學物質及方法在用焊料回焊之後產生具有優異均勻性的沈積物、平坦柱形狀及無空隙金屬間界面,且能夠以高沈積速率鍍覆以實現高晶圓產量。然而,所述鍍覆化學物質及方法之發展為行業的難題,因為一種屬性之改進典型地會以另一種屬性為代價。基於銅柱之結構已被各種製造商用於消費型產品,諸如智慧型手機及PC。隨著晶圓級處理(WLP)持續演變且採用銅柱技術,會有對於可製造可靠銅柱結構之具有先進能力的銅鍍覆浴液及方法之不斷增加的需求。 Among all copper pillar bump manufacturing methods, electroplating is by far the most commercially viable method. In actual industrial production, electroplating provides large-scale productivity in consideration of cost and process conditions, and there is no polishing or etching process to change the surface morphology of the copper post after forming the copper pillar. Therefore, it is especially important to obtain a smooth surface morphology by electroplating. Used for electroplating copper columns Ideal copper plating chemistries and methods produce deposits with excellent uniformity, flat pillar shapes, and void-free intermetallic interfaces after solder reflow, and can be plated at high deposition rates to achieve high wafer throughput. However, the development of such plating chemistries and methods is a problem in the industry, as an improvement in one property typically comes at the expense of another. Copper-based structures have been used by consumer manufacturers for consumer products such as smart phones and PCs. As wafer level processing (WLP) continues to evolve and copper pillar technology is employed, there is an increasing demand for advanced copper plating baths and methods that can produce reliable copper pillar structures.

類似形態問題亦在金屬電鍍覆再分佈層佈線之情況下遇到。結合襯墊及線空間特徵之形態缺陷亦損害先進封裝物件之效能。因此,對提供其中特徵具有基本上均勻表面形態之銅光阻劑限定之特徵的銅電鍍覆方法及化學物質存在需求。 Similar morphological problems are also encountered with metal plated redistribution layer wiring. Formal defects in combination with liner and line space features also compromise the effectiveness of advanced packaged articles. Accordingly, there is a need for copper plating methods and chemicals that provide features that are characterized by copper photoresists having features that have a substantially uniform surface morphology.

本發明係有關一種用於電鍍覆光阻劑限定之特徵的方法,其包含:a)提供包含光阻劑層之基板,其中所述光阻劑層包含複數個孔口;b)提供銅電鍍覆浴液,所述銅電鍍覆浴液包含一種或多種吡啶基烷基胺及一種或多種雙環氧化物之一種或多種反應產物;電解質;一種或多種加速劑;以及一種或多種抑制劑;c)將包含具有所述複數個孔口之所述光阻劑層之所述基板浸沒在所述銅電鍍覆浴液中;以及d)在所述複數個孔口中電鍍覆複數個銅光阻劑限定之特徵,所述複數個光阻劑限定之特徵包含-5%至+12%之平均TIR%。 The present invention relates to a method for electroplating a photoresist-defining feature comprising: a) providing a substrate comprising a photoresist layer, wherein the photoresist layer comprises a plurality of apertures; b) providing copper plating a bathing bath comprising one or more reaction products of one or more pyridylalkylamines and one or more diepoxides; an electrolyte; one or more accelerators; and one or more inhibitors; Substituting said substrate comprising said photoresist layer having said plurality of apertures in said copper electroplating bath; and d) plating a plurality of copper photoresists in said plurality of apertures By a defined feature, the plurality of photoresists define a feature comprising an average TIR% of from -5% to +12%.

銅電鍍覆浴液包含一種或多種吡啶基烷基胺及 一種或多種雙環氧化物之反應產物、電解質、一種或多種銅離子來源、一種或多種加速劑及一種或多種抑制劑,量足以電鍍覆具有-5%至+12%之平均TIR%之銅光阻劑限定之特徵。 The copper plating bath contains one or more pyridylalkylamines and a reaction product of one or more diepoxides, an electrolyte, one or more sources of copper ions, one or more accelerators, and one or more inhibitors in an amount sufficient to electroplate copper light having an average TIR% of from -5% to +12% The characteristics of the resist definition.

本發明亦有關一種光阻劑限定之特徵在基板上之陣列,其包括-5%至+12%之平均TIR%及5%至14%之WID%。 The invention also relates to an array of photoresist-defined features on a substrate comprising an average TIR% of from -5% to +12% and a WID% of from 5% to 14%.

所述電鍍覆方法及浴液提供具有基本上均勻形態且基本上不含結節之光阻劑限定之特徵。所述柱及結合襯墊具有基本上平坦之輪廓。所述銅電鍍覆浴液及方法能夠實現平均TIR%以實現所期望之形態。 The electroplating method and bath provide features that are defined by a photoresist having a substantially uniform morphology and substantially free of nodules. The post and the bond pad have a substantially flat profile. The copper electroplating bath and method are capable of achieving an average TIR% to achieve the desired morphology.

圖1為自含有2-(2-胺基乙基)吡啶及1,4-丁二醇二縮水甘油醚之反應產物的銅電鍍覆浴液電鍍覆的在300X下之銅柱之SEM。 BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a SEM of a copper column at 300X electroplated from a copper electroplating bath containing the reaction product of 2-(2-aminoethyl)pyridine and 1,4-butanediol diglycidyl ether.

圖2為自含有2-(2-胺基乙基)吡啶及1,2,7,8-二環氧基辛烷之反應產物的銅電鍍覆浴液電鍍覆的在300X下之銅柱之SEM。 Figure 2 is a copper column electroplated at 300X from a copper electroplating bath containing a reaction product of 2-(2-aminoethyl)pyridine and 1,2,7,8-dicyclooxyoctane. SEM.

圖3為自含有作為2-甲基喹啉-4-胺、2-(2-胺基乙基)吡啶及1,4-丁二醇二縮水甘油醚之反應產物的習知調平劑化合物的銅電鍍覆浴液電鍍覆的在300X下之銅柱之SEM。 Figure 3 is a conventional leveling compound containing a reaction product as 2-methylquinolin-4-amine, 2-(2-aminoethyl)pyridine and 1,4-butanediol diglycidyl ether. The copper electroplating bath was electroplated with a SEM of a copper column at 300X.

除非上下文另作明確指示,否則如在整個本說明書中所使用之以下縮寫應具有以下含義:A=安培;A/dm2=安培/平方分米=ASD;℃=攝氏度;UV=紫外輻射;g=公克;ppm= 百萬分率=mg/L;L=公升,μm=微米(micron)=微米(micrometer);mm=毫米;cm=公分;DI=去離子;mL=毫升;mol=莫耳;mmol=毫莫耳;Mw=重量平均分子量;Mn=數量平均分子量;SEM=掃描電子顯微鏡;FIB=聚焦離子束;WID=晶粒內;TIR=總指示偏差量=總指示器讀數=全指示器移動=FIM;RDL=再分佈層;以及Avg.=平均值。 Unless the context clearly indicates otherwise, the following abbreviations as used throughout this specification shall have the following meanings: A = amperes; A / dm 2 = amperes / square decimeters = ASD; ° C = degrees Celsius; UV = ultraviolet radiation; g=gram; ppm= parts per million=mg/L; L=liter, μm=micron=micrometer; mm=mm; cm=cm; DI=deionized;mL=ml; mol= Mohr; mmol = millimolar; Mw = weight average molecular weight; Mn = number average molecular weight; SEM = scanning electron microscope; FIB = focused ion beam; WID = intragranular; TIR = total indicator deviation = total indicator reading = full indicator movement = FIM; RDL = redistribution layer; and Avg. = average.

如在整個本說明書中所使用的,術語「鍍覆」係指金屬電鍍覆。「沈積」及「鍍覆」在整個本說明書中可互換使用。「加速劑」係指有機添加劑,其增加電鍍覆浴液之鍍覆速率。「抑制劑」係指在電鍍覆期間抑制金屬鍍覆速率之有機添加劑。術語「陣列」意謂有序的安排。術語「部分」意謂可以包含整個官能基或官能基之一部分作為子結構之分子或聚合物之一部分。術語「部分」及「基團」在整個本說明書中可互換使用。術語「孔口」意謂開口、洞或間隙。術語「形態」意謂物件之形式、形狀及結構。術語「總指示器偏差量」或「總指示器讀數」為對零件之平面、圓柱形或波狀表面的最大與最小量測值(亦即,指示器之讀數)之間的差值,展示其與其他圓柱形特徵或類似條件的來自平坦度、圓度(圓形度)、圓柱度、同心度之偏差量。術語「輪廓測定法」意謂技術在量測及剖析物體中的用途或雷射或白光電腦產生之投影執行三維目標的表面量測之用途。術語「間距」意謂基板上之特徵彼此位置之頻率。術語「標準化」意謂用以獲得相對於尺寸變量之值的重新按比例調整,諸如呈TIR%形式之比率。術語「平均值」意謂表示參數之中心或典型值之數值。術語「參數」意謂形成定義系統或設定其操作條件之組中之 一個的數值或其他可量測因數。冠詞「一個(種)」係指單數及複數。 As used throughout this specification, the term "plating" refers to metal plating. "Deposition" and "plating" are used interchangeably throughout this specification. "Accelerator" means an organic additive that increases the plating rate of the plating bath. "Inhibitor" means an organic additive that inhibits the rate of metal plating during electroplating. The term "array" means an orderly arrangement. The term "portion" means a moiety or a portion of a polymer that may comprise an entire functional group or a portion of a functional group. The terms "part" and "group" are used interchangeably throughout this specification. The term "aperture" means an opening, a hole or a gap. The term "morphology" means the form, shape and structure of an object. The term "total indicator deviation" or "total indicator reading" is the difference between the maximum and minimum measurements (ie, the reading of the indicator) on the planar, cylindrical or wavy surface of the part. It is the amount of deviation from flatness, roundness (circularity), cylindricity, concentricity with other cylindrical features or similar conditions. The term "profilometry" means the use of technology in measuring and dissecting objects or the projection of a laser or white light computer to perform surface measurements of a three-dimensional object. The term "pitch" means the frequency at which features on a substrate are positioned relative to one another. The term "normalized" means used to obtain a re-scaling with respect to the value of the dimensional variable, such as in the form of TIR%. The term "average" means the value that represents the center or typical value of a parameter. The term "parameter" means forming a group that defines a system or sets its operating conditions. A value or other measurable factor. The article "a" is used to mean both singular and plural.

所有數值範圍均為包含性的並且可按任何次序組合,但顯然此類數值範圍限制於總計100%。 All numerical ranges are inclusive and can be combined in any order, but it is obvious that such numerical ranges are limited to a total of 100%.

本發明之用於電鍍覆銅光阻劑限定之特徵的方法及浴液能夠實現具有平均TIR%的光阻劑限定之特徵的陣列,使得所述特徵具有基本上平滑、不含結節且在柱、結合襯墊及線空間特徵方面具有基本上平坦輪廓之形態。本發明之光阻劑限定之特徵用剩餘在基板上的光阻劑電鍍覆且延伸超出基板之平面。此與典型地不使用光阻劑來界定延伸超出基板平面但嵌花至基板中之特徵之雙重鑲嵌及印刷電路板鍍覆形成對比。光阻劑限定之特徵與鑲嵌及印刷電路板特徵之間的重要差異在於:相對於鑲嵌及印刷電路板,包含側壁的鍍覆表面均導電。雙重鑲嵌及印刷電路板鍍覆浴液具有提供自下向上或超保形填充的浴液調配物,且特徵之底部與特徵之頂部相比鍍覆較快。在光阻劑限定之特徵中,側壁為不導電的光阻劑,且鍍覆僅在具有導電晶種層之特徵底部處進行,且以保形或相同鍍覆速度各處沈積形式進行。 The method and bath of the present invention for defining features of an electroplated copper photoresist can achieve an array of features defined by photoresist having an average TIR% such that the features are substantially smooth, free of nodules and are in the column The combination of the liner and the line space feature has a substantially flat profile. The photoresist of the present invention defines features that are plated with a photoresist remaining on the substrate and extend beyond the plane of the substrate. This is in contrast to dual damascene and printed circuit board plating, which typically do not use a photoresist to define features that extend beyond the plane of the substrate but are inlaid into the substrate. An important difference between the features defined by the photoresist and the features of the damascene and printed circuit board is that the plated surface comprising the sidewalls is electrically conductive relative to the damascene and printed circuit board. The dual inlay and printed circuit board plating bath has a bath formulation that provides a bottom-up or super-conformal fill, and the bottom of the feature is plated faster than the top of the feature. In the characteristics defined by the photoresist, the sidewalls are non-conductive photoresists, and the plating is performed only at the bottom of the features having the conductive seed layer, and is deposited in a conformal or uniform plating rate everywhere.

雖然本發明基本上關於電鍍覆具有圓形形態之銅柱的方法,但本發明亦適用於其他光阻劑限定之特徵,諸如結合襯墊及線空間特徵。通常,除圓形或圓柱形之外,特徵之形狀可例如為長方形、八邊形及矩形。本發明之方法較佳地用於電鍍覆銅圓柱形柱。 While the present invention is generally directed to a method of electroplating a copper pillar having a circular morphology, the present invention is also applicable to other photoresist-defined features, such as bond pads and line space features. Generally, in addition to a circular or cylindrical shape, the shape of the feature may be, for example, a rectangle, an octagon, and a rectangle. The method of the present invention is preferably used to electroplate copper-clad cylindrical columns.

銅電鍍覆方法提供銅光阻劑限定之特徵(諸如銅柱)的陣列,且平均TIR%為-5%至+12%,較佳地為-3%至 +10%。 The copper plating method provides an array of features defined by copper photoresist, such as copper pillars, and has an average TIR% of from -5% to +12%, preferably -3% to +10%.

通常,基板上之光阻劑限定之特徵陣列的平均TIR%涉及測定單一基板上來自特徵陣列的個別特徵的TIR%且求其平均值。典型地,平均TIR%藉由測定基板上低密度或較大間距的區域的個別特徵之TIR%及高密度或較小間距的區域的個別特徵之TIR%且求所述值的平均值來測定。藉由量測多種個別特徵之TIR%,平均TIR%變成整個基板之代表。 In general, the average TIR% of the array of features defined by the photoresist on the substrate involves determining the TIR% of individual features from the feature array on a single substrate and averaging them. Typically, the average TIR% is determined by determining the TIR% of the individual features of the low density or larger pitch regions on the substrate and the TIR% of the individual features of the high density or smaller pitch regions and determining the average of the values. . By measuring the TIR% of a plurality of individual features, the average TIR% becomes representative of the entire substrate.

TIR%可利用以下等式測定:TIR%=[高度中心-高度邊緣]/高度max×100 TIR% can be determined by the following equation: TIR% = [height center - height edge ] / height max × 100

其中高度中心為柱之如沿著其中軸線量測的高度,且高度邊緣為柱之如沿著其邊緣在邊緣上最高點處量測的高度。高度max為柱底部至其頂部上最高點之高度。高度max為標準化因數。 The height center is the height of the column as measured along its central axis, and the height edge is the height of the column as measured along its edge at the highest point on the edge. The height max is the height from the bottom of the column to the highest point on its top. The height max is a normalization factor.

個別特徵TIR可利用以下等式測定:TIR=高度中心-高度邊緣,其中高度中心及高度邊緣如上文所定義。 The individual characteristic TIR can be determined using the following equation: TIR = height center -height edge , where the height center and height edge are as defined above.

此外,銅電鍍覆方法及浴液可提供具有5%至14%、較佳地5%至9%之WID%的銅光阻劑限定之特徵的陣列。WID%或晶粒內可利用以下等式測定:WID%=1/2×[(高度max-高度min)/高度avg]×100 In addition, the copper plating process and bath can provide an array of features defined by copper photoresists having a WID% of 5% to 14%, preferably 5% to 9%. WID% or grain can be determined by the following equation: WID% = 1/2 × [(height max - height min ) / height avg ] × 100

其中高度max為電鍍覆在基板上之柱陣列的最高柱之高度,如在所述柱之最高部分所量測。高度min為電鍍覆在基板上之柱陣列的最短柱之高度,如在所述柱之最高部分所量測。高度avg為電鍍覆在基板上之所有柱的平均高度。 The height max is the height of the highest column of the column array plated on the substrate, as measured at the highest portion of the column. The height min is the height of the shortest column of the column array plated on the substrate, as measured at the highest portion of the column. The height avg is the average height of all the columns plated on the substrate.

最佳地,本發明之方法在基板上提供光阻劑限定之特徵陣列,其中平均TIR%與WID%之間存在平衡,使得平 均TIR%在-5%至+12%範圍內,且WID%在5%至14%範圍內,具有如上文所揭示的較佳範圍。 Most preferably, the method of the present invention provides an array of features defined by the photoresist on the substrate, wherein there is a balance between the average TIR% and WID%, such that The TIR% is in the range of -5% to +12%, and the WID% is in the range of 5% to 14%, with a preferred range as disclosed above.

用於測定TIR、TIR%及WID%之柱的參數可使用光學輪廓測定法,諸如用白光LEICA DCM 3D或類似設備量測。諸如柱高度及間距之參數可使用此類裝置量測。 Parameters for determining the TIR, TIR%, and WID% columns can be measured using optical profilometry, such as with white light LEICA DCM 3D or similar devices. Parameters such as column height and spacing can be measured using such devices.

通常,自銅電鍍覆浴液電鍍覆之銅柱可具有3:1至1:1或諸如2:1至1:1之縱橫比。RDL類型結構可具有大至1:20(高度:寬度)之縱橫比。 Typically, the copper pillars plated from the copper electroplating bath may have an aspect ratio of from 3:1 to 1:1 or such as from 2:1 to 1:1. The RDL type structure can have an aspect ratio as large as 1:20 (height: width).

基板包含(但不限於)半導體晶圓或晶粒,來自環氧樹脂模製化合物(EMC)及有機層壓板之重建的晶圓。 The substrate includes, but is not limited to, a semiconductor wafer or die, a reconstructed wafer from an epoxy molding compound (EMC) and an organic laminate.

較佳地,吡啶基烷基胺包含具有下式之化合物: Preferably, the pyridylalkylamine comprises a compound having the formula:

其中R1、R2、R3、R4及R5獨立地選自氫、(C1-C6)烷基、(C1-C6)烷基(C6-C10)芳基、-NR6R7及R8-NR6R7,其限制條件為R1、R2、R3、R4及R5中之至少一個為R8-NR6R7;R8為(C1-C10)烴基;R6及R7獨立地選自氫、(C1-C6)烷基、(C6-C10)芳基、(C1-C6)烷基(C6-C10)芳基。較佳地,R1為R8-NR6R7,R8為(C1-C3)烴基,且R6及R7獨立地選自氫、(C1-C3)烷基及(C1-C3)烷基(C6-C10)芳基。更佳地,R1為R8-NR6R7,R8為(C1-C3)烴基,R6及R7獨立地選自氫、(C1-C3)烷基及(C1-C3)烷基苯基,且R2-R5獨立地選自氫及(C1-C6)烷基。甚至更佳地,R1為R8-NR6R7,R8為(C1-C3)烴基,R6及R7獨立地選自氫、(C1-C2)烷基及(C1-C2)烷基苯基,且R2-R5為氫。最佳地,R1為 R8-NR6R7,R8為乙基,R6及R7獨立地選自氫及甲基,且R2-R5為氫。前述化合物之實例為2-(2-胺基乙基)吡啶、2-(2-甲胺基乙基)吡啶及2-苯甲基胺基吡啶。 Wherein R 1 , R 2 , R 3 , R 4 and R 5 are independently selected from hydrogen, (C 1 -C 6 )alkyl, (C 1 -C 6 )alkyl (C 6 -C 10 )aryl, -NR 6 R 7 and R 8 -NR 6 R 7 , wherein the restriction condition is that at least one of R 1 , R 2 , R 3 , R 4 and R 5 is R 8 -NR 6 R 7 ; R 8 is (C 1 - C 10 )hydrocarbyl; R 6 and R 7 are independently selected from hydrogen, (C 1 -C 6 )alkyl, (C 6 -C 10 )aryl, (C 1 -C 6 )alkyl (C 6 -C 10 ) aryl. Preferably, R 1 is R 8 -NR 6 R 7 , R 8 is a (C 1 -C 3 )hydrocarbyl group, and R 6 and R 7 are independently selected from hydrogen, (C 1 -C 3 )alkyl and C 1 -C 3 )alkyl (C 6 -C 10 ) aryl. More preferably, R 1 is R 8 -NR 6 R 7 , R 8 is a (C 1 -C 3 )hydrocarbyl group, and R 6 and R 7 are independently selected from hydrogen, (C 1 -C 3 )alkyl and (C) 1 -C 3 )alkylphenyl, and R 2 -R 5 are independently selected from hydrogen and (C 1 -C 6 )alkyl. Even more preferably, R 1 is R 8 -NR 6 R 7 , R 8 is a (C 1 -C 3 )hydrocarbyl group, and R 6 and R 7 are independently selected from hydrogen, (C 1 -C 2 )alkyl and C 1 -C 2 )alkylphenyl, and R 2 -R 5 are hydrogen. Most preferably, R 1 is R 8 -NR 6 R 7 , R 8 is ethyl, R 6 and R 7 are independently selected from hydrogen and methyl, and R 2 -R 5 are hydrogen. Examples of the aforementioned compounds are 2-(2-aminoethyl)pyridine, 2-(2-methylaminoethyl)pyridine and 2-benzylaminoamidopyridine.

較佳地,雙環氧化物化合物包含具有下式之化合物: Preferably, the diepoxide compound comprises a compound having the formula:

其中R9及R10獨立地選自氫及(C1-C4)烷基,A=O((CR11R12) m O)n或(CH2) y ,每一R11及R12獨立地選自氫、甲基或羥基,m=1-6,n=1-20且y=0-6。R9及R10較佳地獨立地選自氫及(C1-C2)烷基。更佳地,R9及R10均為氫。較佳的是,m=2-4。較佳地,n=1-10,更佳地,n=1。較佳地,y=0-4,且更佳地1-4。當A=(CH2) y y=0時,則A為化學鍵。 Wherein R 9 and R 10 are independently selected from hydrogen and (C 1 -C 4 )alkyl, A=O((CR 11 R 12 ) m O) n or (CH 2 ) y , each R 11 and R 12 Independently selected from hydrogen, methyl or hydroxy, m = 1-6, n = 1-20 and y =0-6. R 9 and R 10 are preferably independently selected from hydrogen and (C 1 -C 2 )alkyl. More preferably, both R 9 and R 10 are hydrogen. Preferably, m = 2-4. Preferably, n = 1-10, more preferably, n =1. Preferably, y = 0-4, and more preferably 1-4. When A = (CH 2 ) y and y =0, then A is a chemical bond.

其中A=O((CR11R12) m O)n之雙環氧化物具有式: The bisepoxide of A=O((CR 11 R 12 ) m O) n has the formula:

其中R9、R10、R11、R12mn如上文所定義。較佳地,R9及R10為氫。較佳地,R11及R12可相同或不同且選自氫、甲基及羥基。更佳地,R11為氫,且R12為氫或羥基,且當R12為羥基且m為2-4時,較佳的是,R12中之僅一者為羥基,且餘者為氫。較佳地,m為2-4之整數,且n為1-2之整數。更佳地,m為3-4且n為1。當m=4且n=1時,較佳的是,R11及R12為氫。 Wherein R 9 , R 10 , R 11 , R 12 , m and n are as defined above. Preferably, R 9 and R 10 are hydrogen. Preferably, R 11 and R 12 may be the same or different and are selected from the group consisting of hydrogen, methyl and hydroxy. More preferably, R 11 is hydrogen and R 12 is hydrogen or hydroxy, and when R 12 is hydroxy and m is 2-4, preferably, only one of R 12 is a hydroxy group, and the remainder is hydrogen. Preferably, m is an integer from 2 to 4 and n is an integer from 1 to 2. More preferably, m is 3-4 and n is 1. When m = 4 and n = 1, it is preferred that R 11 and R 12 are hydrogen.

式(II)化合物包含(但不限於)1,4-丁二醇二 縮水甘油醚、乙二醇二縮水甘油醚、二(乙二醇)二縮水甘油醚、1,2,7,8-二環氧基辛烷、1,2,5,6-二環氧基己烷、1,2,7,8-二環氧基辛烷、1,3-丁二醇二縮水甘油醚、丙三醇二縮水甘油醚、新戊二醇二縮水甘油醚、丙二醇二縮水甘油醚、二(丙二醇)二縮水甘油醚、聚(乙二醇)二縮水甘油醚化合物及聚(丙二醇)二縮水甘油醚化合物。 The compound of formula (II) includes, but is not limited to, 1,4-butanediol II Glycidyl ether, ethylene glycol diglycidyl ether, di(ethylene glycol) diglycidyl ether, 1,2,7,8-dicyclooxyoctane, 1,2,5,6-diepoxy Hexane, 1,2,7,8-dicyclooxyoctane, 1,3-butanediol diglycidyl ether, glycerol diglycidyl ether, neopentyl glycol diglycidyl ether, propylene glycol condensed water A glyceryl ether, a di(propylene glycol) diglycidyl ether, a poly(ethylene glycol) diglycidyl ether compound, and a poly(propylene glycol) diglycidyl ether compound.

特異於式(III)之化合物包含(但不限於)1,4-丁二醇二縮水甘油醚、乙二醇二縮水甘油醚、二(乙二醇)二縮水甘油醚、1,3-丁二醇二縮水甘油醚、丙三醇二縮水甘油醚、新戊二醇二縮水甘油醚、丙二醇二縮水甘油醚、二(丙二醇)二縮水甘油醚、聚(乙二醇)二縮水甘油醚化合物及聚(丙二醇)二縮水甘油醚化合物。 Compounds specific to formula (III) include, but are not limited to, 1,4-butanediol diglycidyl ether, ethylene glycol diglycidyl ether, di(ethylene glycol) diglycidyl ether, 1,3-butyl Glycol diglycidyl ether, glycerol diglycidyl ether, neopentyl glycol diglycidyl ether, propylene glycol diglycidyl ether, di(propylene glycol) diglycidyl ether, poly(ethylene glycol) diglycidyl ether compound And poly(propylene glycol) diglycidyl ether compounds.

其他較佳的雙環氧化物包含具有環碳部分之雙環氧化物,諸如具有六碳環部分之雙環氧化物。所述雙環氧化物包含(但不限於)1,4-環己烷二甲醇二縮水甘油醚及間苯二酚二縮水甘油醚。 Other preferred diepoxides include diepoxides having a ring carbon moiety, such as a diepoxide having a six carbon ring moiety. The diepoxides include, but are not limited to, 1,4-cyclohexanedimethanol diglycidyl ether and resorcinol diglycidyl ether.

本發明的反應產物可利用本領域中已知的各種方法製備。典型地,將一種或多種吡啶基烷基胺化合物溶解在DI水中,且加熱至70℃-80℃,且隨後逐滴添加一種或多種雙環氧化物。加熱浴液之溫度接著增加至約90℃。在攪拌下加熱2-4小時。加熱浴液之溫度接著在攪拌下降低至室溫後再持續4-8小時。每個組分之量可變化,但通常添加足夠量的每種反應物,以得到其中來自吡啶基烷基胺之部分與來自雙環氧化物之部分的莫耳比在1:3至3:1範圍內、較佳地為1:2至2:1且最佳地為0.8:1至1:0.8之產物。 The reaction products of the present invention can be prepared by a variety of methods known in the art. Typically, one or more pyridylalkylamine compounds are dissolved in DI water and heated to 70 °C - 80 °C, and then one or more diepoxides are added dropwise. The temperature of the heating bath is then increased to about 90 °C. Heat with stirring for 2-4 hours. The temperature of the heating bath is then lowered to room temperature with stirring for an additional 4-8 hours. The amount of each component may vary, but usually a sufficient amount of each of the reactants is added to obtain a molar ratio of a portion from the pyridylalkylamine to a moiety derived from the diepoxide in the 1:3 to 3:1 ratio. Within the range, preferably from 1:2 to 2:1 and optimally from 0.8:1 to 1:0.8.

適合的銅離子來源為銅鹽且包含(但不限於):硫酸銅;鹵化銅,諸如氯化銅;乙酸銅;硝酸銅;四氟硼酸銅;烷基磺酸銅;芳基磺酸銅;胺基磺酸銅;過氯酸銅及葡糖酸銅。例示性烷烴磺酸銅包含(C1-C6)烷磺酸銅,且更佳地為(C1-C3)烷磺酸銅。較佳的烷烴磺酸銅為甲烷磺酸銅、乙烷磺酸銅及丙烷磺酸銅。例示性芳基磺酸銅包含(但不限於)苯磺酸銅及對甲苯磺酸銅。可使用銅離子來源混合物。可向本發明電鍍覆浴液中添加除銅離子以外的金屬離子之一種或多種鹽。較佳地,銅鹽之存在量足以提供30至60g/L鍍覆溶液的銅離子之量。更佳地,銅離子之量為40至50g/L。 Suitable copper ion sources are copper salts and include, but are not limited to: copper sulfate; copper halides such as copper chloride; copper acetate; copper nitrate; copper tetrafluoroborate; copper alkyl sulfonate; copper aryl sulfonate; Copper sulfonate; copper perchlorate and copper gluconate. An exemplary copper alkane sulfonate comprises copper (C 1 -C 6 ) alkane sulfonate, and more preferably copper (C 1 -C 3 ) alkane sulfonate. Preferred copper alkane sulfonates are copper methane sulfonate, copper ethane sulfonate and copper propane sulfonate. Exemplary copper aryl sulfonates include, but are not limited to, copper benzene sulfonate and copper p-toluene sulfonate. A copper ion source mixture can be used. One or more salts of metal ions other than copper ions may be added to the plating bath of the present invention. Preferably, the copper salt is present in an amount sufficient to provide a copper ion amount of from 30 to 60 g/L of the plating solution. More preferably, the amount of copper ions is 40 to 50 g/L.

適用於本發明之電解質可為鹼性或酸性的。較佳地,電解質為酸性的。較佳地,電解質之pH2。適合的酸性電解質包含(但不限於)硫酸、乙酸、氟硼酸、烷磺酸(諸如甲烷磺酸、乙烷磺酸、丙烷磺酸及三氟甲烷磺酸)、芳基磺酸(諸如苯磺酸、對甲苯磺酸)、胺基磺酸、鹽酸、氫溴酸、過氯酸、硝酸、鉻酸及磷酸。酸之混合物可有利地用於本發明之金屬鍍覆浴液。較佳的酸包含硫酸、甲烷磺酸、乙烷磺酸、丙烷磺酸、鹽酸及其混合物。酸之存在量可以在1至400g/L範圍內。電解質一般可購自多種來源並且可以無需進一步純化即使用。 Electrolytes suitable for use in the present invention may be basic or acidic. Preferably, the electrolyte is acidic. Preferably, the pH of the electrolyte 2. Suitable acidic electrolytes include, but are not limited to, sulfuric acid, acetic acid, fluoroboric acid, alkanesulfonic acids (such as methanesulfonic acid, ethanesulfonic acid, propanesulfonic acid, and trifluoromethanesulfonic acid), arylsulfonic acids (such as benzenesulfonate). Acid, p-toluenesulfonic acid), aminosulfonic acid, hydrochloric acid, hydrobromic acid, perchloric acid, nitric acid, chromic acid and phosphoric acid. A mixture of acids can be advantageously used in the metal plating bath of the present invention. Preferred acids include sulfuric acid, methanesulfonic acid, ethanesulfonic acid, propanesulfonic acid, hydrochloric acid, and mixtures thereof. The acid may be present in the range of from 1 to 400 g/L. Electrolytes are generally available from a variety of sources and can be used without further purification.

所述電解質可視情況含有鹵離子來源。典型地使用氯離子或溴離子。例示性氯離子來源包含氯化銅、氯化錫、氯化鈉、氯化鉀及鹽酸。溴化物離子來源之實例包含溴化鈉、溴化鉀及氫溴酸。廣泛範圍的鹵離子濃度可以用於本發明。典型地,鹵離子濃度以鍍覆浴液計在0至100ppm範圍內, 較佳地為50ppm至80ppm。此類鹵離子來源一般是市售的並且可以無需進一步純化即使用。 The electrolyte may optionally contain a source of halide ions. Chloride or bromide ions are typically used. Exemplary sources of chloride ions include copper chloride, tin chloride, sodium chloride, potassium chloride, and hydrochloric acid. Examples of sources of bromide ions include sodium bromide, potassium bromide, and hydrobromic acid. A wide range of halide ion concentrations can be used in the present invention. Typically, the halide ion concentration is in the range of 0 to 100 ppm, based on the plating bath. It is preferably from 50 ppm to 80 ppm. Such halide ion sources are generally commercially available and can be used without further purification.

鍍覆組合物典型地含有加速劑。任何加速劑(亦稱為增亮劑)均適用於本發明。所述加速劑為本領域中熟習此項技術者所熟知。加速劑包含(但不限於)N,N-二甲基-二硫基胺基甲酸-(3-磺丙基)酯;3-巰基-丙基磺酸-(3-磺丙基)酯;3-巰基-丙基磺酸鈉鹽;碳酸二硫基-O-乙酯-S-酯與3-巰基-1-丙烷磺酸鉀鹽;雙磺丙基二硫化物;雙-(鈉磺丙基)-二硫化物;3-(苯并噻唑基-S-硫基)丙基磺酸鈉鹽;吡啶鎓丙基磺基甜菜鹼;1-鈉-3-巰基丙烷-1-磺酸酯;N,N-二甲基-二硫基胺基甲酸-(3-磺乙基)酯;丙基磺酸3-巰基-乙基-(3-磺乙基)酯;3-巰基-乙基磺酸鈉鹽;碳酸-二硫基-O-乙酯-S-酯與3-巰基-1-乙烷磺酸鉀鹽;雙磺乙基二硫化物;3-(苯并噻唑基-S-硫基)乙基磺酸鈉鹽;吡啶鎓乙基磺基甜菜鹼;及1-鈉-3-巰基乙烷-1-磺酸酯。加速劑可以多種量使用。通常,加速劑以在0.1ppm至1000ppm範圍內、較佳地1ppm至50ppm且更佳地5ppm至20ppm之量使用。 The plating composition typically contains an accelerator. Any accelerator (also known as a brightener) is suitable for use in the present invention. Such accelerators are well known to those skilled in the art. Accelerators include, but are not limited to, N,N-dimethyl-dithiocarbamic acid-(3-sulfopropyl) ester; 3-mercapto-propylsulfonic acid-(3-sulfopropyl) ester; Sodium 3-mercapto-propyl sulfonate; dithio-O-ethyl ester-S-ester and potassium 3-mercapto-1-propane sulfonate; bissulfopropyl disulfide; bis-(sodium sulfonate) Propyl)-disulfide; sodium 3-(benzothiazolyl-S-thio)propyl sulfonate; pyridinium propyl sulfobetaine; 1-sodium-3-mercaptopropane-1-sulfonic acid Ester; N,N-dimethyl-dithiocarbamic acid-(3-sulfoethyl) ester; 3-mercapto-ethyl-(3-sulfoethyl) propyl sulfonate; 3-mercapto- Sodium ethyl sulfonate; potassium disulfide-O-ethyl ester-S-ester and potassium 3-mercapto-1-ethanesulfonate; bissulfoethyl disulfide; 3-(benzothiazolyl) -S-thio)ethylsulfonic acid sodium salt; pyridinium ethylsulfobetaine; and 1-sodium-3-mercaptoethane-1-sulfonate. The accelerator can be used in various amounts. Usually, the accelerator is used in an amount of from 0.1 ppm to 1000 ppm, preferably from 1 ppm to 50 ppm, and more preferably from 5 ppm to 20 ppm.

能夠抑制金屬鍍覆速率之任何化合物均可用作本發明電鍍覆組合物中之抑制劑。適合的抑制劑包含(但不限於)聚丙二醇共聚物及聚乙二醇共聚物,包含環氧乙烷-環氧丙烷(「EO/PO」)共聚物及丁醇-環氧乙烷-環氧丙烷共聚物。抑制劑之重量平均分子量可在800-15000範圍內,較佳地在1000-15,000範圍內。當使用所述抑制劑時,其存在量以組合物之重量計較佳地在0.5g/L至15g/L範圍內,且更佳地為1g/L至5g/L。本發明之調平劑亦可具有能夠充當抑制劑之 功能。 Any compound capable of inhibiting the rate of metal plating can be used as an inhibitor in the plating composition of the present invention. Suitable inhibitors include, but are not limited to, polypropylene glycol copolymers and polyethylene glycol copolymers, including ethylene oxide-propylene oxide ("EO/PO") copolymers and butanol-ethylene oxide-rings. Oxypropane copolymer. The weight average molecular weight of the inhibitor may range from 800 to 15,000, preferably from 1000 to 15,000. When the inhibitor is used, it is preferably present in an amount ranging from 0.5 g/L to 15 g/L, and more preferably from 1 g/L to 5 g/L, by weight of the composition. The leveling agent of the present invention may also have an ability to act as an inhibitor Features.

通常,反應產物之數量平均分子量(Mn)為200至100,000,典型地為300至50,000,較佳地為500至30,000,不過可使用具有其他Mn值之反應產物。所述反應產物之重量平均分子量(Mw)值可在1000至50,000範圍內,典型地為5000至30,000,不過可使用其他Mw值。 Usually, the reaction product has a number average molecular weight (Mn) of from 200 to 100,000, typically from 300 to 50,000, preferably from 500 to 30,000, although reaction products having other Mn values may be used. The weight average molecular weight (Mw) value of the reaction product may range from 1000 to 50,000, typically from 5,000 to 30,000, although other Mw values may be used.

用於鍍覆光阻劑限定之特徵(較佳地銅柱)的銅電鍍覆浴液中所使用的反應產物之量以鍍覆浴液的總重量計可在0.25ppm至20ppm範圍內,較佳地為0.25ppm至10ppm,更佳地為0.25ppm至5ppm。 The amount of the reaction product used in the copper plating bath for plating the photoresist-defined features (preferably copper pillars) may range from 0.25 ppm to 20 ppm based on the total weight of the plating bath. Preferably, it is from 0.25 ppm to 10 ppm, more preferably from 0.25 ppm to 5 ppm.

電鍍覆組合物可藉由將組分按任何次序組合來製備。較佳的是,首先向浴液容器中添加無機組分,諸如金屬離子來源、水、電解質及視情況選用之鹵離子來源,接著添加有機組分,諸如反應產物、加速劑、抑制劑及任何其他有機組分。 The electroplating composition can be prepared by combining the components in any order. Preferably, the inorganic component is first added to the bath container, such as a source of metal ions, water, an electrolyte, and optionally a source of halide ions, followed by the addition of organic components such as reaction products, accelerators, inhibitors, and any Other organic components.

銅電鍍覆浴液可視情況含有習知調平劑,其限制條件為所述調平劑基本上並不損害銅柱之結構及功能。所述調平劑可包含Step等人之美國專利第6,610,192號、Wang等人之美國專利第7,128,822號、Hayashi等人之美國專利第7,374,652號及Hagiwara等人之美國專利第6,800,188號中所揭示之調平劑。然而,較佳的是,將所述調平劑自浴液排除。 The copper plating bath may optionally contain a conventional leveling agent, with the proviso that the leveling agent does not substantially impair the structure and function of the copper column. The leveling agent can be disclosed in U.S. Patent No. 6, 610, 192 to Steps et al., U.S. Patent No. 7,128,822 to Wang et al., U.S. Patent No. 7,374,652 to Hayashi et al., and U.S. Patent No. 6,800,188 to Hagiwara et al. Leveling agent. Preferably, however, the leveling agent is removed from the bath.

典型地,可在10℃至65℃或更高的任何溫度下使用鍍覆組合物。較佳地,鍍覆組合物之溫度為15℃至50℃且更佳地為20℃至40℃。 Typically, the plating composition can be used at any temperature from 10 ° C to 65 ° C or higher. Preferably, the plating composition has a temperature of from 15 ° C to 50 ° C and more preferably from 20 ° C to 40 ° C.

一般來說,在使用期間攪動銅電鍍覆浴液。可使 用任何適合的攪動方法且所述方法為本領域中眾所周知的。適合的攪動方法包含(但不限於)空氣噴射、工件攪動及衝擊。 Generally, the copper plating bath is agitated during use. Can make Any suitable agitation method is employed and the methods are well known in the art. Suitable agitation methods include, but are not limited to, air injection, workpiece agitation, and impact.

典型地,藉由使基板與鍍覆浴液接觸來電鍍覆基板。基板典型地充當陰極。鍍覆浴液含有陽極,其可為可溶的或不溶的。向電極施加電勢。電流密度可在0.25ASD至40ASD範圍內,較佳地為1ASD至20ASD,更佳地為4ASD至18ASD。 Typically, the substrate is plated by contacting the substrate with a plating bath. The substrate typically acts as a cathode. The plating bath contains an anode which may be soluble or insoluble. An electric potential is applied to the electrodes. The current density may range from 0.25 ASD to 40 ASD, preferably from 1 ASD to 20 ASD, more preferably from 4 ASD to 18 ASD.

雖然本發明之方法可以用於電鍍覆光阻劑限定之特徵,諸如柱、結合襯墊及線空間特徵,但所述方法在鍍覆作為本發明之較佳特徵的銅柱的情形下描述。典型地,銅柱可藉由首先在諸如半導體晶片或晶粒之基板上沈積導電晶種層來形成。基板接著用光阻劑材料塗佈且成像,以使光阻劑層選擇性曝露於諸如UV輻射之輻射。光阻劑層可利用本領域中已知的習知方法施加至半導體晶片表面。光阻劑層之厚度可視特徵的高度而變化。典型地,厚度在1μm至250μm範圍內。將經圖案化遮罩施加至光阻劑層之表面。光阻劑層可正型或負型光阻劑。當光阻劑為正型時,曝露於輻射之光阻劑部分用諸如鹼性顯影劑之顯影劑移除。複數個孔口的圖案形成於表面上,其一直向下到達基板或晶粒上之晶種層。柱之間距可在20μm至400μm範圍內。較佳地,間距可在40μm至250μm範圍內。孔口之直徑可視特徵之直徑而變化。孔口之直徑可在2μm至200μm範圍內,典型地為10μm至75μm。整個結構接著可置放在含有本發明之一種或多種反應產物的銅電鍍覆浴液中。進行電鍍覆以用具有基本上平坦的 頂部的銅柱填充每一孔口之至少一部分。電鍍覆為垂直填充且無水平鍍覆或超填充。具有銅柱之整個結構接著轉移至含有焊料(諸如錫焊料或錫合金焊料,諸如錫/銀或錫/鉛合金)的浴液中,且將焊料凸塊電鍍覆在每一銅柱之基本上平坦的表面上以填充孔口部分。其餘光阻劑利用本領域中已知的習知手段移除,在晶粒上留下具有焊料凸塊之銅柱陣列。經由本領域中熟知的蝕刻方法移除不由柱覆蓋之其餘晶種層。具有焊料凸塊的銅柱經置放與基板(諸如印刷電路板、另一晶圓或晶粒或可由有機層壓物、矽或玻璃製成的插入件)之金屬觸點接觸。焊料凸塊利用本領域中已知的習知方法加熱,以回焊焊料且將銅柱連接至基板之金屬觸點上。可使用用於回焊焊料凸塊的習知回焊方法。回焊爐之實例為來自Sikiama International,Inc之FALCON 8500工具,其包含5個加熱區及2個冷卻區。回焊循環可在1-5個範圍內。銅柱以物理方式且以電氣方式接觸基板之金屬觸點。接著可注射底膠材料以填充晶粒、柱與基板之間的空間。可使用本領域中眾所周知的習知底膠。 While the method of the present invention can be used to plate features defined by photoresists, such as pillars, bond pads, and wire space features, the method is described in the context of plating a copper post that is a preferred feature of the present invention. Typically, a copper pillar can be formed by first depositing a conductive seed layer on a substrate such as a semiconductor wafer or die. The substrate is then coated and imaged with a photoresist material to selectively expose the photoresist layer to radiation such as UV radiation. The photoresist layer can be applied to the surface of the semiconductor wafer using conventional methods known in the art. The thickness of the photoresist layer can vary depending on the height of the feature. Typically, the thickness is in the range of 1 μm to 250 μm. A patterned mask is applied to the surface of the photoresist layer. The photoresist layer can be a positive or negative photoresist. When the photoresist is a positive type, the photoresist portion exposed to the radiation is removed with a developer such as an alkaline developer. A pattern of a plurality of apertures is formed on the surface that extends all the way down to the seed layer on the substrate or die. The distance between the columns may range from 20 μm to 400 μm. Preferably, the pitch may range from 40 μm to 250 μm. The diameter of the orifice can vary depending on the diameter of the feature. The diameter of the orifice may range from 2 μm to 200 μm, typically from 10 μm to 75 μm. The entire structure can then be placed in a copper electroplating bath containing one or more of the reaction products of the present invention. Electroplating to have a substantially flat The top copper pillar fills at least a portion of each orifice. The plating is vertically filled and is not horizontally plated or overfilled. The entire structure with copper posts is then transferred to a bath containing solder (such as tin solder or tin alloy solder, such as tin/silver or tin/lead alloy), and the solder bumps are plated onto each of the copper pillars. A flat surface to fill the aperture portion. The remaining photoresist is removed by conventional means known in the art, leaving an array of copper pillars with solder bumps on the die. The remaining seed layers that are not covered by the pillars are removed by etching methods well known in the art. A copper post with solder bumps is placed in contact with a metal contact of a substrate such as a printed circuit board, another wafer or die or an insert that can be made of an organic laminate, tantalum or glass. The solder bumps are heated using conventional methods known in the art to reflow the solder and connect the copper posts to the metal contacts of the substrate. A conventional reflow method for reflowing solder bumps can be used. An example of a reflow oven is the FALCON 8500 tool from Sikiama International, Inc., which contains 5 heating zones and 2 cooling zones. The reflow cycle can be in the range of 1-5. The copper posts physically and electrically contact the metal contacts of the substrate. The primer material can then be injected to fill the space between the die, the post and the substrate. Conventional primers well known in the art can be used.

圖1及2為具有圓柱形形態之具有用於電鍍覆焊料凸塊的基底、側面及基本上平坦頂部的本發明之銅柱之SEM。在回焊期間,將焊料熔融以獲得平滑表面。如果柱在回焊期間過於隆起,那麼焊料可能熔融且自柱的側邊流走,且在柱之頂部上無足夠焊料用於後續接合步驟。如果柱過於中凹,如圖3中所示,那麼用於電鍍覆柱的自銅浴液留下的材料可滯留在中凹之頂部中且污染焊料浴液,由此縮短焊料浴液之壽命。 1 and 2 are SEMs of a copper pillar of the present invention having a cylindrical shape with a substrate for plating a solder bump, a side surface, and a substantially flat top. During reflow, the solder is melted to obtain a smooth surface. If the post is too bulged during reflow, the solder may melt and flow away from the sides of the post, and there is not enough solder on the top of the post for the subsequent bonding step. If the column is too concave, as shown in Figure 3, the material left from the copper bath used to plate the pillars can remain in the top of the recess and contaminate the solder bath, thereby shortening the life of the solder bath .

為了在柱之電鍍覆期間提供銅柱與半導體晶粒之間的金屬接點及黏合,典型地由諸如鈦、鈦-鎢或鉻材料構成之凸起下金屬化層利用本領域中已知的習知方法沈積在晶粒上。或者,金屬晶種層(諸如銅晶種層)可沈積在半導體晶粒上以提供銅柱與半導體晶粒之間的金屬接點。在自晶粒移除光阻劑層之後,移除凸起下金屬化層或晶種層的所有部分,除了在柱下面之部分。本領域中已知的習知方法可以用於移除晶種層。 In order to provide metal contacts and bonds between the copper pillars and the semiconductor grains during electroplating of the pillars, the under bump metallization layers, typically composed of materials such as titanium, titanium-tungsten or chromium, utilize known in the art. Conventional methods are deposited on the grains. Alternatively, a metal seed layer, such as a copper seed layer, can be deposited over the semiconductor die to provide a metal bond between the copper post and the semiconductor die. After removing the photoresist layer from the die, all portions of the under bump metallization layer or seed layer are removed, except for the portion below the pillar. Conventional methods known in the art can be used to remove the seed layer.

雖然銅柱之高度可變化,但典型地,其高度範圍為1μm至200μm,較佳地為5μm至50μm,更佳地為15μm至50μm且甚至更佳地為15μm至40μm。銅柱之直徑亦可變化。典型地,銅柱之直徑為2μm至200μm,較佳地為10μm至75μm,更佳地為20μm至25μm。 Although the height of the copper pillars may vary, typically, the height thereof ranges from 1 μm to 200 μm, preferably from 5 μm to 50 μm, more preferably from 15 μm to 50 μm, and even more preferably from 15 μm to 40 μm. The diameter of the copper column can also vary. Typically, the diameter of the copper pillars is from 2 μm to 200 μm, preferably from 10 μm to 75 μm, more preferably from 20 μm to 25 μm.

所述銅電鍍覆方法及浴液提供具有基本上均勻形態且基本上不含結節的銅光阻劑限定之特徵。所述銅柱及結合襯墊具有基本上平坦的輪廓。所述銅電鍍覆浴液及方法能夠實現平均TIR%以實現所期望的形態以及平均TIR%與WID%之間的平衡。 The copper electroplating method and bath provide features defined by a copper photoresist having a substantially uniform morphology and substantially free of nodules. The copper posts and bond pads have a substantially flat profile. The copper electroplating bath and method are capable of achieving an average TIR% to achieve the desired morphology and a balance between average TIR% and WID%.

以下實例意欲進一步說明本發明但並不意圖限制其範疇。 The following examples are intended to further illustrate the invention but are not intended to limit the scope thereof.

實例1 Example 1

在裝備有冷凝器及溫度計之125mL圓底三頸燒瓶中,添加100mmol 2-(2-胺基乙基)吡啶及20mL DI水。將混合物加熱至80℃,隨後逐滴添加100mmol 1,4-丁二醇二縮水甘油醚。使用設定為90℃之油浴將所得混合物加熱約4小 時,並且接著在室溫下再攪拌4小時。反應產物(反應產物1)溶液不經進一步純化即使用。 In a 125 mL round bottom three-necked flask equipped with a condenser and a thermometer, 100 mmol of 2-(2-aminoethyl)pyridine and 20 mL of DI water were added. The mixture was heated to 80 ° C, followed by dropwise addition of 100 mmol of 1,4-butanediol diglycidyl ether. The resulting mixture was heated to about 4 hours using an oil bath set at 90 °C. At the time, and then stirred at room temperature for another 4 hours. The reaction product (Reaction Product 1) solution was used without further purification.

實例2 Example 2

在裝備有冷凝器及溫度計之125mL圓底三頸燒瓶中,添加100mmol 2-(2-甲胺基乙基)吡啶及20mL DI水。將混合物加熱至80℃,隨後逐滴添加100mmol 1,4-丁二醇二縮水甘油醚。使用設定為90℃之油浴將所得混合物加熱約4小時,並且接著在室溫下再攪拌4小時。反應產物用水稀釋,轉移至儲存容器中且不經進一步純化即使用。 In a 125 mL round bottom three-necked flask equipped with a condenser and a thermometer, 100 mmol of 2-(2-methylaminoethyl)pyridine and 20 mL of DI water were added. The mixture was heated to 80 ° C, followed by dropwise addition of 100 mmol of 1,4-butanediol diglycidyl ether. The resulting mixture was heated using an oil bath set at 90 ° C for about 4 hours, and then stirred at room temperature for another 4 hours. The reaction product was diluted with water, transferred to a storage vessel and used without further purification.

實例3 Example 3

在裝備有冷凝器及溫度計之125mL圓底三頸燒瓶中,將90mmol 2-苯甲基胺基吡啶、10mmol 2-(2-胺基乙基)吡啶添加至20mL DI水及6ml 50%硫酸之混合物中。將所得混合物加熱至80℃,隨後逐滴添加100mmol 1,4-丁二醇二縮水甘油醚。使用設定為90℃之油浴將反應混合物加熱約4小時,並且接著在室溫下再攪拌4小時。反應產物(反應產物3)溶液不經進一步純化即使用。 In a 125 mL round bottom three-necked flask equipped with a condenser and a thermometer, 90 mmol of 2-benzylaminopyridine and 10 mmol of 2-(2-aminoethyl)pyridine were added to 20 mL of DI water and 6 ml of 50% sulfuric acid. In the mixture. The resulting mixture was heated to 80 ° C, followed by dropwise addition of 100 mmol of 1,4-butanediol diglycidyl ether. The reaction mixture was heated using an oil bath set at 90 ° C for about 4 hours and then stirred at room temperature for a further 4 hours. The reaction product (Reaction Product 3) solution was used without further purification.

實例4 Example 4

在裝備有冷凝器及溫度計之125mL圓底三頸燒瓶中,添加100mmol 2-(2-胺基乙基)吡啶及20mL DI水。將混合物加熱至70℃,隨後逐滴添加80mmol 1,2,7,8-二環氧基辛烷。使用設定為80℃之油浴將所得混合物加熱約4小時,並且接著在室溫下再攪拌4小時。反應產物(反應產物4)使用酸化水稀釋且不經進一步純化即使用。 In a 125 mL round bottom three-necked flask equipped with a condenser and a thermometer, 100 mmol of 2-(2-aminoethyl)pyridine and 20 mL of DI water were added. The mixture was heated to 70 ° C, followed by the dropwise addition of 80 mmol of 1,2,7,8-dicyclooxyoctane. The resulting mixture was heated using an oil bath set at 80 ° C for about 4 hours, and then stirred at room temperature for another 4 hours. The reaction product (Reaction Product 4) was diluted with acidified water and used without further purification.

實例5 Example 5

水性酸銅電鍍覆浴液藉由將來自五水合硫酸銅之40g/L銅離子、140g/L硫酸、50ppm氯離子、5ppm加速劑及2g/L抑制劑組合來製備。加速劑為雙(鈉-磺丙基)二硫化物。抑制劑為具有約1,000之重量平均分子量及末端羥基之EO/PO共聚物。電鍍覆浴液亦含有1ppm來自實例1之反應產物1。浴液之pH小於1。 The aqueous acid copper plating bath was prepared by combining 40 g/L copper ion from copper sulfate pentahydrate, 140 g/L sulfuric acid, 50 ppm chloride ion, 5 ppm accelerator, and 2 g/L inhibitor. The accelerator is bis(sodium-sulfopropyl) disulfide. The inhibitor is an EO/PO copolymer having a weight average molecular weight of about 1,000 and a terminal hydroxyl group. The plating bath also contained 1 ppm of the reaction product 1 from Example 1. The pH of the bath is less than 1.

將具有圖案化光阻劑50μm厚及複數個孔口之300mm矽晶圓區段(可購自IMAT,Inc.,華盛頓州溫哥華(Vancouver,WA))浸沒在銅電鍍覆浴液中。陽極為可溶銅電極。將晶圓及陽極連接於整流器,且將銅柱電鍍覆在孔口底部處之曝露晶種層上。孔口直徑為50μm。在鍍覆期間之電流密度為9ASD,且銅電鍍覆浴液之溫度在25℃下。在電鍍覆之後,其餘光阻劑接著用可從陶氏化學公司(the Dow Chemical Company)購得的BPR photostripper鹼溶液剝離,在晶圓上留下銅柱陣列。接著分析銅柱之形態。柱之高度及TIR使用光學白光LEICA DCM 3D顯微鏡量測。TIR%由以下等式測定: TIR%=[高度中心-高度邊緣]/高度max×100,TIR=高度中心-高度邊緣 A 300 mm(R) wafer section (available from IMAT, Inc., Vancouver, WA, USA) having a patterned photoresist of 50 [mu]m thickness and a plurality of orifices was immersed in a copper electroplating bath. The anode is a soluble copper electrode. The wafer and anode are connected to a rectifier and a copper post is electroplated onto the exposed seed layer at the bottom of the orifice. The orifice diameter was 50 μm. The current density during plating was 9 ASD, and the temperature of the copper plating bath was at 25 °C. After electroplating, the remaining photoresist was then stripped with a BPR photostripper base solution available from the Dow Chemical Company, leaving a copper column array on the wafer. Then analyze the shape of the copper column. The height of the column and TIR were measured using an optical white light LEICA DCM 3D microscope. TIR% is determined by the following equation: TIR% = [height center - height edge ] / height max × 100, TIR = height center - height edge

亦測定八個柱之平均TIR%,如表中所示。 The average TIR% of the eight bars was also determined as shown in the table.

柱陣列之WID%用光學白光LEICA DCM 3D顯微鏡及以下等式測定:WID%=1/2×[(高度max-高度min)/高度avg]×100 The WID% of the column array was measured with an optical white LEICA DCM 3D microscope and the following equation: WID% = 1/2 x [(height max - height min ) / height avg ] x 100

WID%為7.9%且平均TIR%為7.7%。柱表面均呈現出平滑且不含結節。包含反應產物1之銅電鍍覆浴液鍍覆良好銅柱。圖1為鍍覆在晶種層上且用光學顯微鏡分析的柱中之一個的300X AMRAY SEM圖像。柱之表面形態為平滑的,且柱具有基本上平坦的表面。柱之估算的TIR%為約0-5%。 WID% was 7.9% and the average TIR% was 7.7%. The surface of the column is smooth and free of nodules. The copper electroplating bath containing the reaction product 1 was plated with a good copper column. Figure 1 is a 300X AMRAY SEM image of one of the columns plated on a seed layer and analyzed by optical microscopy. The surface morphology of the column is smooth and the column has a substantially flat surface. The estimated TIR% of the column is about 0-5%.

實例6 Example 6

將具有圖案化光阻劑50μm厚及複數個孔口的矽晶圓區段(可購自IMAT,Inc.,華盛頓州溫哥華)浸沒在實例5之銅電鍍覆浴液中。陽極為可溶銅電極。將晶圓及陽極連接於整流器,且將銅柱電鍍覆在孔口底部處之曝露晶種層上。在鍍覆期間的電流密度為9ASD,且銅電鍍覆浴液之溫度在室溫下。 A tantalum wafer section (available from IMAT, Inc., Vancouver, WA) having a patterned photoresist of 50 [mu]m thickness and a plurality of orifices was immersed in the copper electroplating bath of Example 5. The anode is a soluble copper electrode. The wafer and anode are connected to a rectifier and a copper post is electroplated onto the exposed seed layer at the bottom of the orifice. The current density during plating was 9 ASD, and the temperature of the copper plating bath was at room temperature.

在晶圓用銅柱鍍覆之後,銅柱之頂部接著用錫/銀焊料使用SOLDERONTM BP TS6000錫/銀電鍍覆溶液(可從陶氏化學公司購得,密歇根州米德蘭(Midland,MI))電鍍覆。 焊料電鍍覆至光阻劑在每一孔口中之程度。光阻劑接著使用鹼性剝離劑剝離。矽晶圓接著使用來自Sikama International,Inc.之具有5個加熱區及2個冷卻區之Falcon 8500工具回焊,使用140/190/230/230/260℃之溫度,停留時間為30秒,且傳送帶速率為100公分/分鐘,且氮氣流動速率為40立方英尺/小時(大約1.13立方公尺/小時)。ALPA 100-40焊劑(Cookson Electronics,美國新澤西州澤西市(Jersey City,N.J.,U.S.A))為回焊中使用的焊劑。進行一個回焊循環。在回焊之後,八個柱使用FIB-SEM取其截面,且檢查銅柱與焊料之間的界面之空隙。在焊料與銅柱之間的界面處觀察到無空隙。 After the plating of the wafer with a copper pillar, followed by the top of the copper pillar tin / silver solder using SOLDERON TM BP TS6000 tin / silver electroless plating solution (available from Dow Chemical Company, Midland, Michigan (Midland, MI )) Electroplating. The extent to which the solder is plated to the photoresist in each orifice. The photoresist is then stripped using an alkaline stripper. The wafer was then reflowed using a Falcon 8500 tool from Sikama International, Inc. with 5 heating zones and 2 cooling zones, using a temperature of 140/190/230/230/260 °C for a residence time of 30 seconds. The conveyor belt rate was 100 cm/min and the nitrogen flow rate was 40 cubic feet per hour (approximately 1.13 cubic meters per hour). ALPA 100-40 flux (Cookson Electronics, Jersey City, NJ, USA) is a flux used in reflow. Perform a reflow cycle. After reflow, eight columns were taken using FIB-SEM to take a cross section and the gap between the copper post and the solder was examined. No voids were observed at the interface between the solder and the copper posts.

實例7 Example 7

重複如實例5中所述之銅柱鍍覆方法,除了矽晶圓具有圖案化光阻劑40μm厚及直徑為20μm之複數個孔口(可購自IMAT,Inc.,華盛頓州溫哥華)。反應產物1以10ppm之量包含於銅電鍍覆浴液中且鍍覆在4.5ASD下進行。分析八個銅柱之形態。 The copper pillar plating method as described in Example 5 was repeated except that the tantalum wafer had a plurality of orifices of patterned photoresist 40 μm thick and 20 μm in diameter (available from IMAT, Inc., Vancouver, Washington). The reaction product 1 was contained in a copper plating bath in an amount of 10 ppm and plating was carried out at 4.5 ASD. Analyze the shape of the eight copper columns.

柱陣列之WID%為5%且平均TIR%為11.6%。柱 表面呈現出平滑且不含結節。柱有輕微隆起但適用於接收焊料凸塊。 The column array had a WID% of 5% and an average TIR% of 11.6%. column The surface appears smooth and free of nodules. The post has a slight bulge but is suitable for receiving solder bumps.

實例8 Example 8

重複如實例5中所述之銅柱鍍覆方法,除了反應產物1以10ppm之量包含於銅電鍍覆浴液中。分析八個柱之形態。 The copper pillar plating method as described in Example 5 was repeated except that the reaction product 1 was contained in the copper plating bath in an amount of 10 ppm. Analyze the shape of the eight columns.

WID%為7.1%且平均TIR%為7.1%。柱表面呈現出平滑且不含結節。柱具有足夠平坦的頂部以用於接收焊料凸塊。 WID% was 7.1% and the average TIR% was 7.1%. The column surface appears smooth and free of nodules. The post has a sufficiently flat top for receiving solder bumps.

實例9 Example 9

重複如實例5中所述之銅柱鍍覆方法,除了反應產物1以0.25ppm之量包含於銅電鍍覆浴液中,銅電鍍覆浴液在30℃之溫度下,且銅鍍覆在14ASD之電流密度下進行。以下表4揭示獲自300mm矽晶圓區段之分析的資料。 The copper column plating method as described in Example 5 was repeated except that the reaction product 1 was contained in the copper plating bath in an amount of 0.25 ppm, the copper plating bath was at a temperature of 30 ° C, and the copper was plated at 14 ASD. The current density is carried out. Table 4 below discloses the data obtained from the analysis of the 300 mm wafer segment.

WID%測定為12.2%且平均TIR%為-2.8%。柱形態呈現出平滑且不含結節。 The WID% was determined to be 12.2% and the average TIR% was -2.8%. The column morphology is smooth and free of nodules.

實例10 Example 10

重複如實例5中所述之銅柱鍍覆方法,除了矽晶圓具有圖案化光阻劑40μm厚及直徑為20μm之複數個孔口(可購自IMAT,Inc.,華盛頓州溫哥華)。反應產物2以1ppm之量包含於銅電鍍覆浴液中且鍍覆在4.5ASD下進行。分析八個銅柱之形態。 The copper pillar plating method as described in Example 5 was repeated except that the tantalum wafer had a plurality of orifices of patterned photoresist 40 μm thick and 20 μm in diameter (available from IMAT, Inc., Vancouver, Washington). The reaction product 2 was contained in a copper plating bath in an amount of 1 ppm and plating was carried out at 4.5 ASD. Analyze the shape of the eight copper columns.

WID%為9%且平均TIR%為10.4%。柱表面呈現出平滑且不含結節。柱輕微隆起但其頂部足夠平坦以用於接收焊料。 WID% is 9% and the average TIR% is 10.4%. The column surface appears smooth and free of nodules. The column is slightly raised but its top is flat enough for receiving solder.

實例11 Example 11

重複如實例5中所述之銅柱鍍覆方法,除了矽晶圓具有圖案化光阻劑50μm厚及直徑為50μm之複數個孔口(可購自IMAT,Inc.,華盛頓州溫哥華),且反應產物3代替反應產物1包含於浴液中。反應產物3以10ppm之量包含於銅電鍍覆浴液中且鍍覆在9ASD下進行。分析八個銅柱之形態。 The copper pillar plating method as described in Example 5 was repeated except that the tantalum wafer had a patterned photoresist of 50 μm thick and a diameter of 50 μm (available from IMAT, Inc., Vancouver, Washington). The reaction product 3 is contained in the bath instead of the reaction product 1. The reaction product 3 was contained in a copper plating bath in an amount of 10 ppm and plating was carried out at 9 ASD. Analyze the shape of the eight copper columns.

WID%為8.3%且平均TIR%為7.4%。柱表面呈現出平滑且不含結節。柱之頂部足夠平坦以用於接收焊料凸塊。 WID% was 8.3% and the average TIR% was 7.4%. The column surface appears smooth and free of nodules. The top of the post is flat enough to receive the solder bumps.

實例12 Example 12

重複實例6之方法,除了銅電鍍覆浴液中之反應產物為上述實例3之反應產物3。銅柱之頂部用SOLDERONTM BP TS6000錫/銀電鍍覆溶液鍍覆,且接著如實例6中所述回焊。在回焊之後,八個銅柱使用FIB-SEM取其截面,且檢查銅柱與焊料之間的界面之空隙。在焊料與銅柱之間的界面處觀察到無空隙。 The method of Example 6 was repeated except that the reaction product in the copper plating bath was the reaction product 3 of the above Example 3. The top plating copper pillar SOLDERON TM BP TS6000 tin / silver electroless plating solution, as described in Example 6 and then the reflow. After reflow, the eight copper pillars were sectioned using FIB-SEM and the gap between the copper pillars and the solder was examined. No voids were observed at the interface between the solder and the copper posts.

實例13 Example 13

重複如實例5中所述之銅柱鍍覆方法,除了反應產物4代替反應產物1包含於浴液中,且銅鍍覆在14ASD下 進行。反應產物4以1ppm之量添加至銅浴液中。分析八個柱之形態。 The copper column plating method as described in Example 5 was repeated except that the reaction product 4 was contained in the bath instead of the reaction product 1, and the copper was plated under 14 ASD. get on. Reaction product 4 was added to the copper bath in an amount of 1 ppm. Analyze the shape of the eight columns.

WID%為14.2%且平均TIR%為-5.3%。柱表面呈現出平滑且不含結節。儘管柱有極輕微凹陷,但頂部整體為基本上平坦的。圖2為電鍍覆柱中之一個的SEM。 The WID% was 14.2% and the average TIR% was -5.3%. The column surface appears smooth and free of nodules. Although the column has a very slight depression, the top is generally flat overall. Figure 2 is an SEM of one of the electroplated columns.

實例14 Example 14

重複實例6之方法,除了銅電鍍覆浴液中之反應產物為上述實例4之反應產物4,且銅電鍍覆在14ASD下進行。銅柱之頂部用SOLDERONTM BP TS6000錫/銀電鍍覆溶液鍍覆,且接著如實例6中所述回焊。在回焊之後,八個銅柱使用FIB-SEM取其截面,且檢查銅柱與焊料之間的界面之空隙。在焊料與銅柱之間的界面處觀察到無空隙。 The procedure of Example 6 was repeated except that the reaction product in the copper plating bath was the reaction product 4 of the above Example 4, and copper plating was carried out at 14 ASD. The top plating copper pillar SOLDERON TM BP TS6000 tin / silver electroless plating solution, as described in Example 6 and then the reflow. After reflow, the eight copper pillars were sectioned using FIB-SEM and the gap between the copper pillars and the solder was examined. No voids were observed at the interface between the solder and the copper posts.

實例15(比較) Example 15 (comparative)

重複如實例5中所述之銅柱鍍覆方法,除了矽晶圓具有圖案化光阻劑40μm厚及直徑為20μm之複數個孔口(可購自IMAT,Inc.,華盛頓州溫哥華),且無反應產物包含於銅浴液中。銅電鍍覆浴液具有以下組分:40g/L來自五水合硫酸銅之銅離子、140g/L硫酸、50ppm氯離子、5ppm雙(鈉 -磺丙基)二硫化物及具有約1,000之重量平均分子量的具有末端羥基之2g/L EO/PO共聚物抑制劑。浴液之pH小於1。除了水,無其他組分包含於浴液中。銅電鍍覆在9ASD下進行。分析八個銅柱之形態。 The copper pillar plating method as described in Example 5 was repeated except that the tantalum wafer had a plurality of orifices of patterned photoresist 40 μm thick and 20 μm in diameter (available from IMAT, Inc., Vancouver, Washington). The unreacted product was contained in a copper bath. The copper electroplating bath has the following composition: 40 g/L copper ion from copper sulfate pentahydrate, 140 g/L sulfuric acid, 50 ppm chloride ion, 5 ppm double (sodium) a sulfopropyl) disulfide and a 2 g/L EO/PO copolymer inhibitor having a terminal hydroxyl group having a weight average molecular weight of about 1,000. The pH of the bath is less than 1. Except for water, no other components are included in the bath. Copper plating was carried out under 9 ASD. Analyze the shape of the eight copper columns.

儘管柱呈現為具有平滑表面且無結節,整體結果較差,WID%超出17%,且平均TIR%大於12%。所分析的所有柱具有重度隆起頂部。 Although the column appears to have a smooth surface and no nodules, the overall result is poor, WID% exceeds 17%, and the average TIR% is greater than 12%. All of the columns analyzed had a severe ridge top.

實例16(比較) Example 16 (comparative)

在裝備有冷凝器及溫度計之125mL圓底三頸燒瓶中,將90mmol 2-甲基喹啉-4-胺、10mmol 2-(2-胺基乙基)吡啶添加至20mL DI水及5ml 50%硫酸之混合物中。將混合物加熱至80℃,隨後逐滴添加100mmol 1,4-丁二醇二縮水甘油醚。使用設定為95℃之油浴將所得混合物加熱約4小時,並且接著在室溫下再攪拌8小時。反應產物(反應產物5-比較)使用酸化水稀釋且不經進一步純化即使用。 In a 125 mL round bottom three-necked flask equipped with a condenser and a thermometer, 90 mmol of 2-methylquinolin-4-amine and 10 mmol of 2-(2-aminoethyl)pyridine were added to 20 mL of DI water and 5 ml of 50%. In a mixture of sulfuric acid. The mixture was heated to 80 ° C, followed by dropwise addition of 100 mmol of 1,4-butanediol diglycidyl ether. The resulting mixture was heated using an oil bath set at 95 ° C for about 4 hours, and then stirred at room temperature for another 8 hours. The reaction product (Reaction Product 5-Comparative) was diluted with acidified water and used without further purification.

實例17(比較) Example 17 (comparative)

在裝備有冷凝器及溫度計之125mL圓底三頸燒瓶中,添加50mmol 2-(2-胺基乙基)吡啶及20mL DI水。將 混合物加熱至70℃,隨後逐滴添加50mmol表氯醇。使用設定為80℃之油浴將所得混合物加熱約4小時,並且接著在室溫下再攪拌4小時。反應產物(反應產物6-比較)用水稀釋且不經進一步純化即使用。 In a 125 mL round bottom three-necked flask equipped with a condenser and a thermometer, 50 mmol of 2-(2-aminoethyl)pyridine and 20 mL of DI water were added. will The mixture was heated to 70 ° C, followed by dropwise addition of 50 mmol of epichlorohydrin. The resulting mixture was heated using an oil bath set at 80 ° C for about 4 hours, and then stirred at room temperature for another 4 hours. The reaction product (reaction product 6-comparative) was diluted with water and used without further purification.

實例18(比較) Example 18 (comparative)

重複如實例5中所述之銅柱鍍覆方法,除了來自實例16之反應產物5-比較代替反應產物1包含於浴液中。銅電鍍覆在9ASD下進行。反應產物5-比較以1ppm之量添加至銅浴液中。分析八個柱之形態。 The copper column plating method as described in Example 5 was repeated except that the reaction product from Example 16 was compared to the replacement reaction product 1 contained in the bath. Copper plating was carried out under 9 ASD. The reaction product 5--comparison was added to the copper bath in an amount of 1 ppm. Analyze the shape of the eight columns.

許多柱具有粗糙表面,且有結節,且所有柱之形狀不規則,且許多具有「槽-洞」頂部,如圖3中所示。WID%及TIR%不經測定,因為柱之缺陷過大使得表面輪廓儀無法準確對其進行讀取。 Many columns have a rough surface with nodules, and all columns are irregular in shape, and many have a "groove-hole" top, as shown in Figure 3. WID% and TIR% were not determined because the column defects were too large for the surface profiler to accurately read.

實例19(比較) Example 19 (comparative)

重複實例5之方法,除了反應產物-5比較以10ppm之量代替反應產物1添加至銅浴液中。結果與實例18中大體上相同,且大部分柱具有粗糙表面,且所有均具有中凹或槽-洞頂部。表面輪廓儀不能準確讀取柱。 The procedure of Example 5 was repeated except that the reaction product-5 was added to the copper bath in an amount of 10 ppm instead of the reaction product 1. The results were substantially the same as in Example 18, and most of the columns had rough surfaces and all had a concave or groove-hole top. The surface profiler cannot accurately read the column.

實例20(比較) Example 20 (comparative)

重複如實例5中所述的銅柱鍍覆方法,除了來自實例17之反應產物6-比較代替反應產物1包含於浴液中。銅電鍍覆在14ASD下進行。反應產物6-比較以10ppm之量添加至銅浴液中。分析八個柱之形態。 The copper column plating method as described in Example 5 was repeated except that the reaction product 6 from Comparative Example 17 was used instead of the reaction product 1 in the bath. Copper plating was carried out at 14 ASD. The reaction product 6-comparison was added to the copper bath in an amount of 10 ppm. Analyze the shape of the eight columns.

柱具有平滑表面。WID%為12.7%,且平均TIR%為-11.3%。所有柱均具有重度中凹頂部。 The column has a smooth surface. The WID% is 12.7% and the average TIR% is -11.3%. All columns have a heavily concave top.

Claims (7)

一種用於電鍍覆光阻劑限定之特徵的方法,其包括:a)提供包括光阻劑層之基板,其中所述光阻劑層包括複數個孔口;b)提供銅電鍍覆浴液,所述銅電鍍覆浴液包括一種或多種具有結構(I)之吡啶基烷基胺及一種或多種具有結構(Ⅱ)之雙環氧化物之一種或多種反應產物: 其中R1、R2、R3及R5獨立地選自氫、(C1-C6)烷基、(C1-C6)烷基(C6-C10)芳基、-NR6R7及R8-NR6R7,其限制條件為R1、R2、R3、R4及R5中之至少一個為R8-NR6R7;R8為(C1-C10)烴基;R6及R7獨立地選自氫、(C1-C6)烷基、(C6-C10)芳基、(C1-C6)烷基(C6-C10)芳基; 其中R9及R10獨立地選自氫及(C1-C4)烷基,A=O((CR11R12) m O)n或(CH2) y ,每一R11及R12獨立地選自氫、甲基或羥基,m=1-6,n=1-20且y=0-6,且當y=0時,A為化學鍵;電解質;一種或多種加速劑;以及一種或多種抑制劑;c)將包括具有所述複數個孔口之所述光阻劑層之所述基板浸沒在所述銅電鍍覆浴液中;以及d)在所述複數個孔口中電鍍覆複數個銅光阻劑限定之特 徵,所述複數個光阻劑限定之特徵包括-5%至+12%之平均TIR%。 A method for electroplating a photoresist-defining feature comprising: a) providing a substrate comprising a photoresist layer, wherein the photoresist layer comprises a plurality of apertures; b) providing a copper plating bath, The copper electroplating bath comprises one or more reaction products of one or more pyridylalkylamines of structure (I) and one or more bisepoxides having structure (II): Wherein R 1 , R 2 , R 3 and R 5 are independently selected from hydrogen, (C 1 -C 6 )alkyl, (C 1 -C 6 )alkyl (C 6 -C 10 )aryl, -NR 6 R 7 and R 8 -NR 6 R 7 , wherein the restriction condition is that at least one of R 1 , R 2 , R 3 , R 4 and R 5 is R 8 -NR 6 R 7 ; R 8 is (C 1 -C 10 ) a hydrocarbon group; R 6 and R 7 are independently selected from hydrogen, (C 1 -C 6 )alkyl, (C 6 -C 10 )aryl, (C 1 -C 6 )alkyl (C 6 -C 10 )Aryl; Wherein R 9 and R 10 are independently selected from hydrogen and (C 1 -C 4 )alkyl, A=O((CR 11 R 12 ) m O) n or (CH 2 ) y , each R 11 and R 12 Independently selected from hydrogen, methyl or hydroxy, m = 1-6, n =1-20 and y =0-6, and when y =0, A is a chemical bond; an electrolyte; one or more accelerators; Or a plurality of inhibitors; c) immersing said substrate comprising said photoresist layer having said plurality of orifices in said copper electroplating bath; and d) plating in said plurality of orifices A plurality of features defined by a plurality of photoresists, the plurality of photoresists defining features comprising an average TIR% of from -5% to +12%. 如申請專利範圍第1項所述的方法,其中所述複數個光阻劑限定之特徵之WID%為5%至14%。 The method of claim 1, wherein the plurality of photoresists define a feature having a WID% of from 5% to 14%. 如申請專利範圍第1項所述的方法,其中所述雙環氧化物具有式: 其中R9及R10獨立地選自氫及(C1-C4)烷基,R11及R12選自氫、甲基或羥基,m=1-6且n=1。 The method of claim 1, wherein the diepoxide has the formula: Wherein R 9 and R 10 are independently selected from hydrogen and (C 1 -C 4 )alkyl, and R 11 and R 12 are selected from hydrogen, methyl or hydroxy, m = 1-6 and n =1. 如申請專利範圍第1項所述的方法,其中所述一種或多種反應產物在所述銅電鍍覆浴液中之量為0.25ppm至20ppm。 The method of claim 1, wherein the one or more reaction products are present in the copper plating bath in an amount of from 0.25 ppm to 20 ppm. 如申請專利範圍第1項所述的方法,其中所述一種或多種光阻劑限定之特徵選自柱、結合襯墊及線空間特徵。 The method of claim 1, wherein the one or more photoresists define features selected from the group consisting of pillars, bond pads, and line space features. 如申請專利範圍第1項所述的方法,其中電流密度為0.25ASD至40ASD。 The method of claim 1, wherein the current density is from 0.25 ASD to 40 ASD. 一種光阻劑限定之特徵在基板上之陣列,其包括-5%至+12%之平均TIR%及5%至14%之WID%。 A photoresist-defined array of features on a substrate comprising an average TIR% of from -5% to +12% and a WID% of from 5% to 14%.
TW105123628A 2015-08-06 2016-07-26 Method of electroplating photoresist defined features from copper electroplating baths containing reaction products of pyridyl alkylamines and bisepoxides TWI608132B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US201562201853P 2015-08-06 2015-08-06

Publications (2)

Publication Number Publication Date
TW201706456A TW201706456A (en) 2017-02-16
TWI608132B true TWI608132B (en) 2017-12-11

Family

ID=56561274

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105123628A TWI608132B (en) 2015-08-06 2016-07-26 Method of electroplating photoresist defined features from copper electroplating baths containing reaction products of pyridyl alkylamines and bisepoxides

Country Status (6)

Country Link
US (1) US10104782B2 (en)
EP (1) EP3128041B1 (en)
JP (1) JP6254648B2 (en)
KR (1) KR101776060B1 (en)
CN (1) CN106435660B (en)
TW (1) TWI608132B (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9932684B2 (en) * 2015-08-06 2018-04-03 Rohm And Haas Electronic Materials Llc Method of electroplating photoresist defined features from copper electroplating baths containing reaction products of alpha amino acids and bisepoxides
US10508349B2 (en) * 2016-06-27 2019-12-17 Rohm And Haas Electronic Materials Llc Method of electroplating photoresist defined features from copper electroplating baths containing reaction products of pyrazole compounds and bisepoxides
EP3360988B1 (en) 2017-02-09 2019-06-26 ATOTECH Deutschland GmbH Pyridinium compounds, a synthesis method therefor, metal or metal alloy plating baths containing said pyridinium compounds and a method for use of said metal or metal alloy plating baths
US20180355502A1 (en) * 2017-06-08 2018-12-13 Macdermid Enthone Inc. Process for metalization of copper pillars in the manufacture of microelectronics
US20190259722A1 (en) * 2018-02-21 2019-08-22 Rohm And Haas Electronic Materials Llc Copper pillars having improved integrity and methods of making the same
BR112020018094A2 (en) 2018-03-08 2020-12-22 Incyte Corporation AMINOPYRAZINE DIOL COMPOUNDS AS PI3K-¿INHIBITORS
US11046658B2 (en) 2018-07-02 2021-06-29 Incyte Corporation Aminopyrazine derivatives as PI3K-γ inhibitors
CN115894908A (en) * 2021-09-30 2023-04-04 华为技术有限公司 Polymer, leveling agent, preparation method of leveling agent, electroplating solution and electroplating method

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103103584A (en) * 2011-10-24 2013-05-15 罗门哈斯电子材料有限公司 Plating bath and method

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0997791A (en) 1995-09-27 1997-04-08 Internatl Business Mach Corp <Ibm> Bump structure, formation of bump and installation connection body
US6578754B1 (en) 2000-04-27 2003-06-17 Advanpack Solutions Pte. Ltd. Pillar connections for semiconductor chips and method of manufacture
US6610192B1 (en) 2000-11-02 2003-08-26 Shipley Company, L.L.C. Copper electroplating
US6800188B2 (en) 2001-05-09 2004-10-05 Ebara-Udylite Co., Ltd. Copper plating bath and plating method for substrate using the copper plating bath
US7128822B2 (en) 2003-06-04 2006-10-31 Shipley Company, L.L.C. Leveler compounds
US7276801B2 (en) 2003-09-22 2007-10-02 Intel Corporation Designs and methods for conductive bumps
US7462942B2 (en) 2003-10-09 2008-12-09 Advanpack Solutions Pte Ltd Die pillar structures and a method of their formation
TW200613586A (en) * 2004-07-22 2006-05-01 Rohm & Haas Elect Mat Leveler compounds
EP1741804B1 (en) * 2005-07-08 2016-04-27 Rohm and Haas Electronic Materials, L.L.C. Electrolytic copper plating method
US7829380B2 (en) 2006-10-31 2010-11-09 Qimonda Ag Solder pillar bumping and a method of making the same
EP2199315B1 (en) 2008-12-19 2013-12-11 Basf Se Composition for metal electroplating comprising leveling agent
US8262894B2 (en) 2009-04-30 2012-09-11 Moses Lake Industries, Inc. High speed copper plating bath
US8592995B2 (en) 2009-07-02 2013-11-26 Taiwan Semiconductor Manufacturing Company, Ltd. Method and structure for adhesion of intermetallic compound (IMC) on Cu pillar bump
JP5471276B2 (en) 2009-10-15 2014-04-16 上村工業株式会社 Electro copper plating bath and electro copper plating method
EP2504396B1 (en) 2009-11-27 2021-02-24 Basf Se Composition for copper electroplating comprising leveling agent
US8268157B2 (en) 2010-03-15 2012-09-18 Rohm And Haas Electronic Materials Llc Plating bath and method
KR101780085B1 (en) 2010-03-18 2017-09-20 바스프 에스이 Composition for metal electroplating comprising leveling agent
KR101955869B1 (en) 2010-06-01 2019-03-07 바스프 에스이 Composition for metal electroplating comprising leveling agent
EP2392694A1 (en) * 2010-06-02 2011-12-07 ATOTECH Deutschland GmbH Method for etching of copper and copper alloys
US8546254B2 (en) 2010-08-19 2013-10-01 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for forming copper pillar bumps using patterned anodes
US8669137B2 (en) 2011-04-01 2014-03-11 International Business Machines Corporation Copper post solder bumps on substrate
TWI637467B (en) 2012-05-24 2018-10-01 欣興電子股份有限公司 Interposed substrate and manufacturing method thereof
US10204876B2 (en) 2013-03-07 2019-02-12 Maxim Integrated Products, Inc. Pad defined contact for wafer level package
US8957524B2 (en) 2013-03-15 2015-02-17 Globalfoundries Inc. Pillar structure for use in packaging integrated circuit products and methods of making such a pillar structure
US9932684B2 (en) * 2015-08-06 2018-04-03 Rohm And Haas Electronic Materials Llc Method of electroplating photoresist defined features from copper electroplating baths containing reaction products of alpha amino acids and bisepoxides

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103103584A (en) * 2011-10-24 2013-05-15 罗门哈斯电子材料有限公司 Plating bath and method

Also Published As

Publication number Publication date
CN106435660B (en) 2018-09-21
JP2017036499A (en) 2017-02-16
US20170042037A1 (en) 2017-02-09
KR101776060B1 (en) 2017-09-07
US10104782B2 (en) 2018-10-16
EP3128041B1 (en) 2018-09-26
KR20170017726A (en) 2017-02-15
TW201706456A (en) 2017-02-16
EP3128041A1 (en) 2017-02-08
CN106435660A (en) 2017-02-22
JP6254648B2 (en) 2017-12-27

Similar Documents

Publication Publication Date Title
TWI608132B (en) Method of electroplating photoresist defined features from copper electroplating baths containing reaction products of pyridyl alkylamines and bisepoxides
TWI600804B (en) Method of electroplating photoresist defined features from copper electroplating baths containing reaction products of imidazole compounds, bisepoxides and halobenzyl compounds
TWI600803B (en) Method of electroplating photoresist defined features from copper electroplating baths containing reaction products of imidazole and bisepoxide compounds
TWI618820B (en) Method of electroplating photoresist defined features from copper electroplating baths containing reaction products of alpha amino acids and bisepoxdes
TWI649461B (en) Copper electroplating baths and electroplating methods capable of electroplating megasized photoresist defined features
JP6754409B2 (en) Copper Electroplating Composition and Method of Electroplating Copper on Substrate
US10508349B2 (en) Method of electroplating photoresist defined features from copper electroplating baths containing reaction products of pyrazole compounds and bisepoxides