TWI477065B - Switched capacitor circuit capable of reducing external capacitance - Google Patents
Switched capacitor circuit capable of reducing external capacitance Download PDFInfo
- Publication number
- TWI477065B TWI477065B TW101114035A TW101114035A TWI477065B TW I477065 B TWI477065 B TW I477065B TW 101114035 A TW101114035 A TW 101114035A TW 101114035 A TW101114035 A TW 101114035A TW I477065 B TWI477065 B TW I477065B
- Authority
- TW
- Taiwan
- Prior art keywords
- capacitor
- switch
- module
- switching
- external
- Prior art date
Links
- 239000003990 capacitor Substances 0.000 title claims description 138
- 230000009471 action Effects 0.000 claims description 3
- 238000000034 method Methods 0.000 claims description 3
- 230000008569 process Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 29
- 230000008859 change Effects 0.000 description 9
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 238000001914 filtration Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Dc-Dc Converters (AREA)
Description
本發明為一種可降低外掛電容值之切換電容電路,特別是可整合外掛電容於晶片內部之切換電容電路。 The invention is a switching capacitor circuit capable of reducing the value of the external capacitor, in particular, a switching capacitor circuit capable of integrating the external capacitor inside the chip.
現今類比電子電路或數位電子電路使用電容的機會越來越普遍,從傳統各種不同電壓電流放大器,濾波器,運算功能放大器或波形產生器等等電路皆看到它的使用,有的單純用來過濾雜質波形,有的如運算功能放大器則是利用到電容於拉普拉斯轉換域中的特性;總之,如今電容的使用於不同的地方,視所須功能而定。 Nowadays, the use of capacitors in analog electronic circuits or digital electronic circuits is becoming more and more common. From the traditional circuits of various voltage and current amplifiers, filters, operational amplifiers or waveform generators, etc., they are used simply. Filtering impurity waveforms, such as operational amplifiers, utilizes the characteristics of the capacitor in the Laplace transform domain; in short, capacitors are now used in different places, depending on the desired function.
但如果是使用為外掛電容的地方,則往往因外掛電容所須值較大,須於電路板上另外設置獨立的外掛電容,除了須額外增加獨立外掛電容的成本,亦造成電路板上電路設計上增加的考量;在一般切換式電容電路來說,因為外掛電容需要極大,所以不適合整合於晶片內部。 However, if it is used as an external capacitor, the value of the external capacitor is often large. Separate external capacitors must be provided on the circuit board. In addition to the additional cost of the external external capacitor, the circuit design on the circuit board is also caused. Increased considerations; in general switched capacitor circuits, because the external capacitors need to be extremely large, they are not suitable for integration inside the chip.
請參考第一圖,為一般切換式電容電路示意圖,包括:一外掛電容14,該外掛電容14之一端接地;一輸入開關11,該輸入開 關11之一端與外界輸入電壓耦接;一輸出開關12,該輸出開關12之一端與該輸入開關11之另一端耦接,該輸出開關12之另一端與該外掛電容14耦接;一電容13,該電容13之一端耦接於該輸入開關11及該輸出開關12之間,另一端接地。於無外接電壓情形下,輸出開關11及輸入開關12皆打開斷路。 Please refer to the first figure, which is a schematic diagram of a general switched capacitor circuit, comprising: an external capacitor 14, one end of the external capacitor 14 is grounded; an input switch 11 is used to open the input One end of the switch 11 is coupled to the external input voltage; an output switch 12, one end of the output switch 12 is coupled to the other end of the input switch 11, and the other end of the output switch 12 is coupled to the external capacitor 14; 13. One end of the capacitor 13 is coupled between the input switch 11 and the output switch 12, and the other end is grounded. In the absence of an external voltage, both the output switch 11 and the input switch 12 are open and open.
有外接電壓情形下,於外界交流電壓一週期內,借由輸入開關11閉合導通、輸出開關12打開斷路,使電容13充電;由輸入開關11打開斷路、輸出開關12閉合導通,該電容13內之電流流經輸出開關對外掛電容14充電,對電容13進行放電。 In the case of external voltage, during the one-year period of the external AC voltage, the input switch 11 is closed and the output switch 12 is opened to open the circuit, so that the capacitor 13 is charged; the input switch 11 is opened and the output switch 12 is closed, and the capacitor 13 is turned on. The current flows through the output switch to charge the external capacitor 14, and discharges the capacitor 13.
因必須維持運作電流及電壓,該外掛電容值維持較大值,進而獨立於晶片之外;除了須額外增加獨立外掛電容的成本,亦造成電路板上電路設計上增加的考量。 Since the operating current and voltage must be maintained, the value of the external capacitor is maintained at a large value and is independent of the wafer; in addition to the additional cost of the external external capacitor, the circuit design on the circuit board is increased.
有鑑於此,亟需提出一種新穎的切換式電容電路架構,期能以更簡單且便宜的方式實現切換式電容電路。 In view of this, it is urgent to propose a novel switched capacitor circuit architecture, which enables a switched capacitor circuit to be implemented in a simpler and cheaper manner.
本發明之主要目的為降低外掛電容,可整合外掛電容至一晶片內部,以節省外掛電容,降低成本。 The main purpose of the invention is to reduce the external capacitor, and the external capacitor can be integrated into a chip to save the external capacitor and reduce the cost.
本發明之另一目的在提供一延長充電外掛電容時間之方法,使避免浪費等待時間。 Another object of the present invention is to provide a method of extending the time of charging the external capacitor so as to avoid wasting waiting time.
本發明為一種可降低外掛電容之交換式電容電路,包括: 一外掛電容,該外掛電容之一端接地;至少二個切換模組,該至少二個切換模組每一切換模組皆包含:一輸入開關,該輸入開關之一端與外界輸入電壓耦接;一輸出開關,該輸出開關之一端與該輸入開關之另一端耦接,該輸出開關之另一端與該外掛電容之另一端耦接;一模組電容,該模組電容之一端耦接於該輸入開關及該輸出開關之間,另一端接地,且每一切換模組之模組電容值皆相同。 The invention relates to a switched capacitor circuit capable of reducing an external capacitor, comprising: An external capacitor, the one end of the external capacitor is grounded; at least two switching modules, each of the at least two switching modules includes: an input switch, one end of the input switch is coupled to an external input voltage; An output switch, one end of the output switch is coupled to the other end of the input switch, and the other end of the output switch is coupled to the other end of the external capacitor; a module capacitor, one end of the module capacitor is coupled to the input Between the switch and the output switch, the other end is grounded, and the module capacitance values of each switching module are the same.
其中,任一個切換模組之輸入開關必與任意另一個切換模組之輸出開關連動,任一個切換模組之輸出開關必與任意另一個切換模組之輸入開關連動,且每一連動關係為嚴格一對一關係,意即不會出現一切換模組之輸入開關與另外二個切換模組之輸出開關連動,或一切換模組之輸出開關與另外二個切換模組之輸入開關連動,只會有一切換模組之輸入開關對應另一切換模組輸出開關,一切換模組之輸出開關對應另一切換模組輸入開關,不會重覆對應;於無外接電壓情形下,所有切換模組內之輸出開關及輸入開關皆打開斷路。 Wherein, the input switch of any one of the switching modules must be linked with the output switch of any other switching module, and the output switch of any one of the switching modules must be linked with the input switch of any other switching module, and each linkage relationship is Strict one-to-one relationship, meaning that the input switch of one switching module does not interlock with the output switch of the other two switching modules, or the output switch of one switching module is linked with the input switch of the other two switching modules. Only one input switch of the switch module corresponds to the output switch of another switch module, and the output switch of one switch module corresponds to the input switch of another switch module, and does not overlap; in the case of no external voltage, all switch modes Both the output switch and the input switch in the group open the open circuit.
有外接電壓情形下,於外界交流電壓一週期內,可借由不同具有連動關係之輸入輸出開關作切換導通,使外接電容及模組電容充電,且每段導通時間內只有一組具有連動關係之輸入開關及輸出開關閉合導通,故可於外界交流電壓一週期內使充電時間增加。 In the case of external voltage, in the one-week period of external AC voltage, the input and output switches with different linkage relationship can be switched on and off, so that the external capacitor and the module capacitor are charged, and only one group has a linkage relationship in each conduction time. The input switch and the output switch are closed and turned on, so that the charging time can be increased within one week of the external AC voltage.
因總電荷變化量等於輸入端與輸出端之電壓相減量乘上所有切換模組之模組電容值總和,請參考下式;△Q=Σ Cn×(Vi-Vo) (1) Since the total charge change is equal to the voltage subtraction between the input and output terminals multiplied by the sum of the module capacitance values of all the switching modules, please refer to the following formula; △Q=Σ C n ×(V i -V o ) (1)
△Q:總電荷變化量 △Q: total charge change
Cn:任一切換模組之模組電容值 C n : module capacitance value of any switching module
Vi:輸入端電壓值 V i : input voltage value
Vo:輸出端電壓值 V o : output voltage value
In:任一切換模組之導通電流 I n : the on current of any switching module
tn:導通時間 t n : on time
輸出電壓變化量等於任一切換模組之電荷變化量除以外掛電容值,亦等於輸入端與輸出端之電壓相減量乘上任一切換模組之模組電容值再除以外掛電容值,請參考下式:△Vo=△Qn/Co=Cn×(Vi-Vo)/Co (2) The output voltage variation is equal to the charge change of any switching module except the value of the external capacitor. It is also equal to the voltage subtraction between the input terminal and the output terminal. Multiply the module capacitance value of any switching module and divide the external capacitor value. Refer to the following formula: △V o =△Q n /C o =C n ×(V i -V o )/C o (2)
△Vo:輸出電壓變化量 △V o : output voltage change
△Qn:任一切換模組之電荷變化量 △Q n : the amount of charge change of any switching module
Co:外掛電容值 C o : external capacitor value
Cn:任一切換模組之模組電容值 C n : module capacitance value of any switching module
Vi:輸入端電壓值 V i : input voltage value
Vo:輸出端電壓值 V o : output voltage value
由(2)式可得,若輸出電壓變化量△Vo及輸入端與輸出端之電壓相減量(Vi-Vo)固定,任一切換模組之模組電容值Cn正比於外掛電容值Co,意即若外掛電容值Co減半,則任一切換模組之模組電容值Cn亦減半,但此動作會影響到(1)式中總電荷變化量△Q,造成總電荷變化量△Q亦減半(因每一切換模組之模組電容Cn減半,所有切換模組之模組電容值總和Σ Cn亦減半);請參考(1)式,為使總電荷變化量△Q亦固定(若輸入端與輸出端之電壓相減量(Vi-Vo)固定), 故切換模組個數必增加一倍,借由不同模組切換動作使導通時間增加,使所有切換模組之模組電容值相加總和乘上輸入端與輸出端之電壓相減量仍等於原本總電荷變化量△Q;故由前述可知,外掛電容值可與任一切換模組內之模組電容值等比例減小,若縮小至一定值,可整合至晶片中;但所有切換模組之模組電容值與切換模組個數呈反比。 According to the formula (2), if the output voltage variation ΔV o and the voltage reduction (V i -V o ) between the input terminal and the output terminal are fixed, the module capacitance value C n of any switching module is proportional to the plug-in. The capacitance value C o means that if the external capacitance value C o is halved, the module capacitance value C n of any switching module is also halved, but this action will affect the total charge change amount ΔQ in (1) The total charge change ΔQ is also halved (since the module capacitance C n of each switching module is halved, the sum of the module capacitance values of all switching modules Σ C n is also halved); please refer to (1) In order to make the total charge change amount ΔQ also fixed (if the voltage reduction (V i -V o ) between the input terminal and the output terminal is fixed), the number of switching modules must be doubled, and switched by different modules. The action increases the on-time, so that the sum of the module capacitance values of all the switching modules multiplied by the voltage drop of the input end and the output end is still equal to the original total charge change amount ΔQ; therefore, as can be seen from the foregoing, the external capacitor value can be The module capacitance value in any switching module is proportionally reduced. If it is reduced to a certain value, it can be integrated into the chip; but the mode of all switching modules Capacitance value of the number is inversely proportional to the switching module.
11‧‧‧一般實施例之輸入開關 11‧‧‧Input switch of the general embodiment
12‧‧‧一般實施例之輸出開關 12‧‧‧Output switch of the general embodiment
13‧‧‧一般實施例之電容 13‧‧‧General Example Capacitance
14‧‧‧一般實施例之外掛電容 14‧‧‧General examples of external capacitors
2‧‧‧外掛電容 2‧‧‧ external capacitor
21‧‧‧第一切換模組 21‧‧‧First switching module
211‧‧‧第一輸入開關 211‧‧‧First input switch
212‧‧‧第一輸出開關 212‧‧‧First output switch
213‧‧‧第一模組電容 213‧‧‧First module capacitor
22‧‧‧第二切換模組 22‧‧‧Second switching module
221‧‧‧第二輸入開關 221‧‧‧Second input switch
222‧‧‧第二輸出開關 222‧‧‧Second output switch
223‧‧‧第二模組電容 223‧‧‧Second module capacitor
23‧‧‧第三切換模組 23‧‧‧The third switching module
231‧‧‧第三輸入開關 231‧‧‧ third input switch
232‧‧‧第三輸出開關 232‧‧‧ third output switch
233‧‧‧第三切換模組 233‧‧‧The third switching module
24‧‧‧第四切換模組 24‧‧‧fourth switching module
241‧‧‧第四輸入開關 241‧‧‧fourth input switch
242‧‧‧第四輸出開關 242‧‧‧fourth output switch
243‧‧‧第四模組電容 243‧‧‧Fourth Module Capacitor
第一圖為本發明先前技術之一般切換式電容電路示意圖;第二圖為本發明第一實施例示意圖;第三(A)圖為本發明第一實施例第一操作圖;第三(B)圖為本發明第一實施例第二操作圖;第四圖為本發明第二實施例示意圖;第五(A)圖為本發明第二實施例第一操作圖;第五(B)圖為本發明第二實施例第二操作圖;第五(C)圖為本發明第二實施例第三操作圖;第五(D)圖為本發明第二實施例第四操作圖。 The first figure is a schematic diagram of a general switched capacitor circuit of the prior art of the present invention; the second figure is a schematic diagram of a first embodiment of the present invention; the third (A) is a first operation diagram of the first embodiment of the present invention; 1 is a second operation diagram of a first embodiment of the present invention; a fourth diagram is a schematic diagram of a second embodiment of the present invention; and a fifth (A) diagram is a first operation diagram of the second embodiment of the present invention; The second operation diagram is a second embodiment of the present invention; the fifth (C) diagram is a fourth operation diagram of the second embodiment of the present invention; and the fifth (D) diagram is a fourth operation diagram of the second embodiment of the present invention.
以下將配合圖式透過示範性實施例之說明例示本發明各種可能之實施方式。其應理解,其他實施例亦可能適用,且架構上或運作上之修改均可能在未脫離本發明之範疇下達成。 The various possible embodiments of the present invention are illustrated by the following description of exemplary embodiments. It is to be understood that other embodiments are possible, and that structural or operational modifications may be made without departing from the scope of the invention.
請參考第二圖,為本發明一種可降低外掛電容之交換式電容電路之第一實施例示意圖,包括:一外掛電容2,該外掛電容2之一端接地;一第一切換模組21,該第一切換模組21包含:一第一輸入開關211,該第一輸入開關211之一端與外界輸入電壓耦接;一第一輸出開關212,該第一輸出開關212之一端與該第一輸入開關211之另一端耦接,該第一輸出開關212之另一端與該外掛電容2之另一端耦接;一第一模組電容213,該第一模組電容213之一端耦接於該第一輸入開關211及該第一輸出開關212之間,另一端接地;一第二切換模組22,該第二切換模組22包含:一第二輸入開關221,該第二輸入開關221之一端與外界輸入電壓耦接;一第二輸出開關222,該第二輸出開關222之一端與該第二輸入開關221之另一端耦接,該第二輸出開關221之另一端與該外掛電容2之另一端耦接;一第二模組電容223,該第二模組電容223之一端耦接於該第二輸入開關221及該第二輸出開關222之間,另一端接地;且該第一模組電容213值與該第二模組電容223值相同。 Please refer to the second figure, which is a schematic diagram of a first embodiment of a switched capacitor circuit capable of reducing an external capacitor, comprising: an external capacitor 2, one end of the external capacitor 2 is grounded; and a first switching module 21, The first switching module 211 includes: a first input switch 211, one end of the first input switch 211 is coupled to an external input voltage; a first output switch 212, one end of the first output switch 212 and the first input The other end of the first output switch 212 is coupled to the other end of the external capacitor 2; a first module capacitor 213, one end of the first module capacitor 213 is coupled to the first An input switch 211 and the first output switch 212 are connected to each other; a second switching module 22 includes: a second input switch 221, and one end of the second input switch 221 The second output switch 222 is coupled to the other end of the second input switch 221, and the other end of the second output switch 221 is connected to the external capacitor 2 The other end is coupled; a second mode a capacitor 223, one end of the second module capacitor 223 is coupled between the second input switch 221 and the second output switch 222, and the other end is grounded; and the first module capacitor 213 and the second module Capacitor 223 has the same value.
其中,第一切換模組21之第一輸入開關211與第二切換模組22之第二輸出開關222連動,第一切換模組21之第一輸出開關212與第二切換模組22之第二輸入開關221連動;於無外接電壓情形下,第一切換模組21內之第一輸入開關211、第一輸出開關212及第二切換模組22內之第二輸入開關221、第二輸出開關222皆打開斷路。 The first input switch 211 of the first switching module 21 and the second output switch 222 of the second switching module 22 are linked, and the first output switch 212 and the second switching module 22 of the first switching module 21 are The two input switches 221 are connected to each other; in the case of no external voltage, the first input switch 211, the first output switch 212 and the second input switch 221 and the second output in the second switching module 22 in the first switching module 21 Switch 222 is open and open.
請參考第三(A)圖、第三(B)圖,為本發明第一實施例之操作圖;於第三(A)圖中,於導通時間內,具有連動關係之第一切換模組21之第一輸入開關211與第二切換模組22之第二輸出開關222為閉合導通,具有連動關係之第一切換模組21之第一輸出開關212與第二切換模組22之第二輸入開關221為打開斷路,使輸入端電流流經第一切換模組21之第一輸入開關211流入第一模組電容213進行充電,第二模組電容223內之電流流經第二切換模組22之第二輸出開關222對外掛電容2充電,對第二模組電容223進行放電。 Please refer to the third (A) diagram and the third (B) diagram for the operation diagram of the first embodiment of the present invention; in the third (A) diagram, the first switching module having the linkage relationship during the on time The first input switch 211 of 21 and the second output switch 222 of the second switching module 22 are closed, and the first output switch 212 of the first switching module 21 and the second of the second switching module 22 have a linked relationship. The input switch 221 is an open circuit, so that the current flowing through the first input switch 211 of the first switching module 21 flows into the first module capacitor 213 for charging, and the current in the second module capacitor 223 flows through the second switching mode. The second output switch 222 of the group 22 charges the external capacitor 2 and discharges the second module capacitor 223.
相反地,於第三(B)圖中,於導通時間內,具有連動關係之第一切換模組21之第一輸入開關211與第二切換模組22之第二輸出開關222為打開斷路,具有連動關係之第一切換模組21之第一輸出開關212與第二切換模組22之第二輸入開關221為閉合導通,使輸入端電流流經第二切換模組22之第二輸入開關221流入第二模組電容223進行充電,第一模組電容213內之電流流經第一切換模組21之第一輸出開關212對外掛電容2充電,對第一模組電容213進行放電。 Conversely, in the third (B) diagram, the first input switch 211 of the first switching module 21 having the interlocking relationship and the second output switch 222 of the second switching module 22 are open and open during the on-time. The first output switch 212 of the first switching module 21 and the second input switch 221 of the second switching module 22 are closed and the input current flows through the second input switch of the second switching module 22 221 flows into the second module capacitor 223 for charging, and the current in the first module capacitor 213 flows through the first output switch 212 of the first switching module 21 to charge the external capacitor 2, and discharges the first module capacitor 213.
由前述發明內容可知,該第一模組電容213值與該第二模組電容223值相同且為一般切換式電容電路之電容13值一半,該外掛電容值2為一般切換式電容電路之外掛電容值14一半。 According to the foregoing disclosure, the value of the first module capacitor 213 is the same as the value of the second module capacitor 223 and is half of the capacitance of the general switched capacitor circuit. The external capacitor value 2 is a general switched capacitor circuit. The capacitance value is half of 14.
本實施例並不拘限於二切換模組,但至少需要二切換模組;請參考第四圖,為本發明一種可降低外掛電容之交換式電容電路之另一實施例,顯示具有四切換模組之第二實施例,包括:一外掛電容2,該外掛電容2之一端接地; 一第一切換模組21,該第一切換模組21包含:一第一輸入開關211,該第一輸入開關211之一端與外界輸入電壓耦接;一第一輸出開關212,該第一輸出開關212之一端與該第一輸入開關211之另一端耦接,該第一輸出開關212之另一端與該外掛電容2之另一端耦接;一第一模組電容213,該第一模組電容213之一端耦接於該第一輸入開關211及該第一輸出開關212之間,另一端接地;一第二切換模組22,該第二切換模組22包含:一第二輸入開關221,該第二輸入開關221之一端與外界輸入電壓耦接;一第二輸出開關222,該第二輸出開關222之一端與該第二輸入開關221之另一端耦接,該第二輸出開關222之另一端與該外掛電容2之另一端耦接;一第二模組電容223,該第二模組電容223之一端耦接於該第二輸入開關221及該第二輸出開關222之間,另一端接地;一第三切換模組23,該第三切換模組23包含:一第三輸入開關231,該第三輸入開關231之一端與外界輸入電壓耦接;一第三輸出開關232,該第三輸出開關232之一端與該第三輸入開關231之另一端耦接,該第三輸出開關232之另一端與該外掛電容2之另一端耦接;一第三模組電容233,該第三模組電容233之一端耦接於該第三輸入開關231及該第三輸出開關232之間,另一端接地;一第四切換模組24,該第四切換模組24包含:一第四輸入開關241,該第四輸入開關242之一端與外界輸入電壓耦接;一第四輸出開關242,該第四輸出開關242之一端與該第四輸入開關241之另一端耦接,該第四輸出開關242之另一端與該外掛電容2之另一端耦接;一第 四模組電容243,該第四模組電容243之一端耦接於該第四輸入開關241及該第四輸出開關242之間,另一端接地;且該四切換模組之模組電容值皆相同。 The embodiment is not limited to the two switching modules, but at least two switching modules are required. Please refer to the fourth figure, which is another embodiment of the switching capacitor circuit capable of reducing the external capacitor, and the display has four switching modules. The second embodiment includes: an external capacitor 2, one end of the external capacitor 2 is grounded; a first switching module 21, the first switching module 21 includes: a first input switch 211, one end of the first input switch 211 is coupled to an external input voltage; a first output switch 212, the first output One end of the switch 212 is coupled to the other end of the first input switch 211, and the other end of the first output switch 212 is coupled to the other end of the external capacitor 2; a first module capacitor 213, the first module One end of the capacitor 213 is coupled between the first input switch 211 and the first output switch 212, and the other end is grounded; a second switching module 22, the second switching module 22 includes: a second input switch 221 The second input switch 221 is coupled to the external input voltage. The second output switch 222 is coupled to the other end of the second input switch 221. The second output switch 222 is coupled to the other end of the second input switch 221. The other end is coupled to the other end of the external capacitor 2; a second module capacitor 223, one end of the second module capacitor 223 is coupled between the second input switch 221 and the second output switch 222, The other end is grounded; a third switching module 23, the third switching The group 23 includes: a third input switch 231, one end of the third input switch 231 is coupled to an external input voltage; a third output switch 232, one of the third output switch 232 and the third input switch 231 The other end of the third output switch 232 is coupled to the other end of the external capacitor 2; a third module capacitor 233, one end of the third module capacitor 233 is coupled to the third input switch 231 And the third output switch 232, the other end is grounded; a fourth switching module 24, the fourth switching module 24 includes: a fourth input switch 241, the fourth input switch 242 and the external input voltage The fourth output switch 242 is coupled to the other end of the fourth input switch 241, and the other end of the fourth output switch 242 is coupled to the other end of the external capacitor 2 One a module capacitor 243, one end of the fourth module capacitor 243 is coupled between the fourth input switch 241 and the fourth output switch 242, and the other end is grounded; and the module capacitance values of the four switch modules are the same.
其中,第一切換模組21之第一輸入開關211與第二切換模組22之第二輸出開關222連動,第二切換模組22之第二輸入開關221與第三切換模組23之第三輸出開關232連動,第三切換模組23之第一輸入開關231與第四切換模組24之第四輸出開關242連動,第四切換模組24之第四輸入開關241與第一切換模組21之第一輸出開關212連動,前述各連動關係非固定,只要不會重覆對應即可;於無外接電壓情形下,所有模組內之輸入開關及輸出開關皆打開斷路。 The first input switch 211 of the first switching module 21 is interlocked with the second output switch 222 of the second switching module 22, and the second input switch 221 and the third switching module 23 of the second switching module 22 are The three output switches 232 are interlocked, the first input switch 231 of the third switching module 23 is interlocked with the fourth output switch 242 of the fourth switching module 24, and the fourth input switch 241 of the fourth switching module 24 is coupled to the first switching mode. The first output switch 212 of the group 21 is interlocked, and the foregoing linkage relationship is not fixed, as long as the corresponding correspondence is not repeated; in the case of no external voltage, the input switch and the output switch in all modules are opened and open.
請參考第五(A)圖、第五(B)圖、第五(C)圖、第五(D)圖,為本發明第二實施例之操作圖;於第五(A)圖中,於導通時間內,具有連動關係之第一切換模組21之第一輸入開關211與第二切換模組22之第二輸出開關222為閉合導通,其它具有連動關係之輸入輸出開關為打開斷路,使輸入端電流流經第一切換模組21之第一輸入開關211流入第一模組電容213進行充電,第二模組電容223內之電流流經第二切換模組22之第二輸出開關222對外掛電容2充電,對第二模組電容223進行放電。 Please refer to the fifth (A) diagram, the fifth (B) diagram, the fifth (C) diagram, and the fifth (D) diagram, which are operation diagrams of the second embodiment of the present invention; in the fifth (A) diagram, During the on-time, the first input switch 211 of the first switching module 21 having the linked relationship and the second output switch 222 of the second switching module 22 are closed, and the other input and output switches having the interlocking relationship are open and open. The input current flows through the first input switch 211 of the first switching module 21 to the first module capacitor 213 for charging, and the current in the second module capacitor 223 flows through the second output switch of the second switching module 22 The 222 external capacitor 2 is charged, and the second module capacitor 223 is discharged.
可類推地,於第五(B)圖中,於導通時間內,具有連動關係之第二切換模組22之第二輸入開關221與第三切換模組23之第三輸出開關232為閉合導通,其它具有連動關係之輸入輸出開關為打開斷路,使輸入端電流流經第二切換模組22之第二輸入開關221流入 第二模組電容223進行充電,第三模組電容233內之電流流經第三切換模組23之第三輸出開關232對外掛電容2充電,對第三模組電容233進行放電。 Similarly, in the fifth (B) diagram, in the on-time, the second input switch 221 of the second switching module 22 having the interlocking relationship and the third output switch 232 of the third switching module 23 are closed. The other input/output switch having the interlocking relationship is to open the open circuit, so that the input terminal current flows through the second input switch 221 of the second switching module 22 The second module capacitor 223 is charged, and the current in the third module capacitor 233 flows through the third output switch 232 of the third switching module 23 to charge the external capacitor 2, and discharges the third module capacitor 233.
於第五(C)圖、第五(D)圖具有一樣操作模式,故可類推。 The fifth (C) diagram and the fifth (D) diagram have the same operation mode, so it can be analogized.
由前述發明內容可知,該第一模組電容213值與該第二模組電容223值、該第三模組電容233值及該第四模組電容243值相同且為一般切換式電容電路之電容13值四分之一,該外掛電容值2為一般切換式電容電路之外掛電容14值四分之一。由此類推,若切換模組個數增加至一定程度,則外掛電容值可縮小至一定程度,進而整合進晶片中,對於產業利用性及成本考量皆有一定的優勢;對於半導體製程來說,小小的改良進而產生極大的優點,亦為本發明之進步性。 According to the foregoing disclosure, the first module capacitor 213 has the same value as the second module capacitor 223, the third module capacitor 233, and the fourth module capacitor 243, and is a general switched capacitor circuit. The capacitor 13 has a value of one quarter, and the external capacitor value 2 is one quarter of the value of the external capacitor of the switched capacitor circuit. By analogy, if the number of switching modules is increased to a certain extent, the value of the external capacitor can be reduced to a certain extent, and then integrated into the chip, which has certain advantages for industrial utilization and cost consideration; for the semiconductor process, Small improvements in turn have great advantages and are also an advancement of the invention.
以上所舉實施例之目的僅在於說明和示範,並非表示本發明即限定於所揭示之形式。基於上述教示,可以衍生許多修改和變異。本發明之範疇不限於實施例之說明內容,而應以後附之申請專利範圍為準。 The above embodiments are intended to be illustrative and exemplary only, and are not intended to limit the invention. Based on the above teachings, many modifications and variations can be derived. The scope of the present invention is not limited to the description of the embodiments, but the scope of the appended claims will be limited.
2‧‧‧外掛電容 2‧‧‧ external capacitor
21‧‧‧第一切換模組 21‧‧‧First switching module
211‧‧‧第一輸入開關 211‧‧‧First input switch
212‧‧‧第一輸出開關 212‧‧‧First output switch
213‧‧‧第一模組電容 213‧‧‧First module capacitor
22‧‧‧第二切換模組 22‧‧‧Second switching module
221‧‧‧第二輸入開關 221‧‧‧Second input switch
222‧‧‧第二輸出開關 222‧‧‧Second output switch
223‧‧‧第二模組電容 223‧‧‧Second module capacitor
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW101114035A TWI477065B (en) | 2012-04-19 | 2012-04-19 | Switched capacitor circuit capable of reducing external capacitance |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW101114035A TWI477065B (en) | 2012-04-19 | 2012-04-19 | Switched capacitor circuit capable of reducing external capacitance |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201345146A TW201345146A (en) | 2013-11-01 |
TWI477065B true TWI477065B (en) | 2015-03-11 |
Family
ID=49990384
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW101114035A TWI477065B (en) | 2012-04-19 | 2012-04-19 | Switched capacitor circuit capable of reducing external capacitance |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI477065B (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090309645A1 (en) * | 2008-06-13 | 2009-12-17 | Nonin Medical, Inc. | Switched capacitor apparatus providing integration of an input signal |
US20110193611A1 (en) * | 2010-02-09 | 2011-08-11 | Renesas Electronics Corporation | Switched capacitor circuit |
-
2012
- 2012-04-19 TW TW101114035A patent/TWI477065B/en not_active IP Right Cessation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090309645A1 (en) * | 2008-06-13 | 2009-12-17 | Nonin Medical, Inc. | Switched capacitor apparatus providing integration of an input signal |
US20110193611A1 (en) * | 2010-02-09 | 2011-08-11 | Renesas Electronics Corporation | Switched capacitor circuit |
Also Published As
Publication number | Publication date |
---|---|
TW201345146A (en) | 2013-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US12212231B2 (en) | Pump capacitor configuration for switched capacitor circuits | |
CN104821717B (en) | Power converter | |
JP2007257813A5 (en) | ||
Luo | Switched-capacitorized DC/DC converters | |
TWI605676B (en) | Switched capacitor dc-dc convertor circuit and generating method thereof | |
CN103178709B (en) | Charge pump circuit and sequential control method thereof | |
CN102231597A (en) | Charge pump and working method thereof | |
TWI439840B (en) | Charge pump | |
JP6526507B2 (en) | Step-down circuit and step-down charging circuit using the same | |
TWI477065B (en) | Switched capacitor circuit capable of reducing external capacitance | |
CN203206110U (en) | A charge pump circuit | |
JP2011507477A5 (en) | ||
JP5389505B2 (en) | Power conversion system | |
Eguchi et al. | Design and analysis of a fibonacci switched-capacitor DC-AC inverter | |
TW201503523A (en) | Delaying device and delaying circuit | |
Allasasmeh et al. | Charge reusing in switched-capacitor voltage multipliers with reduced dynamic losses | |
CN103973103B (en) | Voltage conversion circuit | |
CN103684380B (en) | Switched capacitor circuit | |
TW201218626A (en) | Transient current suppression device | |
Huang et al. | Improving the efficiency of mixed-structure charge pumps by the multi-phase technique | |
CN106444943B (en) | Voltage generating circuit | |
CN221886297U (en) | Control guide negative 12V generating circuit for IC-CPD | |
CN104702104A (en) | DC-DC (direct current-direct current) conversion device | |
Hussein | Design and Simulation of a High Performance CMOS Voltage Doublers using Charge Reuse Technique | |
TWI811085B (en) | Hybrid switching power converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |