TW586264B - Amplifying circuit - Google Patents
Amplifying circuit Download PDFInfo
- Publication number
- TW586264B TW586264B TW092108552A TW92108552A TW586264B TW 586264 B TW586264 B TW 586264B TW 092108552 A TW092108552 A TW 092108552A TW 92108552 A TW92108552 A TW 92108552A TW 586264 B TW586264 B TW 586264B
- Authority
- TW
- Taiwan
- Prior art keywords
- impedance
- electrically connected
- input
- output
- switch
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/005—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements using switched capacitors, e.g. dynamic amplifiers; using switched capacitors as resistors in differential amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
Description
586264 MM 92108.^9 五、發明說明（1) 發明所屬之技術領域 本發明提供一種放大電路 4 方彳、告糾楚4认 电略，尤札一種利用阻抗匹配之 万式達到等效輸入阻抗大、雷 估士、 . 電壓增盈值大（或者電壓衰減 值大）、以及時間常數大等電路特性之放大電路。 先前技術 自從第一顆電晶體的發明以來，人類便進入了所謂的 電子時代，而伴隨著各種電子電路理論的發展以及半導體 製程技術的日新月異，電路設計工作也日趨複雜及專業分 工。在各種基礎電路架構當中，放大電路向來是非常重要 的 W伤，放大電路依據應用的不同係包含有訊號放大及 功率放大等功能，而其中則以訊號放大電路最為常見。 請閱參圖一，圖一中顯示習知技術十利用一操作放大 器（ Operational Amplifier)進行訊號放大之放大電路的 示意圖。圖一中之放大電路包含有一操作放大器，其具有 一正輸入端、一負輸入端、及一輸出端（在此該操作放大 器只具有一個輸iH端，然而圖一中之操作放大器亦可為一 差動放大器（Differential Amplifier)，並以該差動放 大器之正輸出端作為圖一中該操作放大器 之輸出端）；一阻抗Z2，其一端電連接於該負輸入端，另 一端則電連接於一輸入電壓訊號νί;以及一阻抗，其一 端電連接於該負輸入端，而另一端則電連接於該輸出/端；586264 MM 92108. ^ 9 V. Description of the invention (1) The technical field to which the invention belongs The present invention provides an amplifying circuit, a circuit board, a circuit board, and a circuit board, in particular, a method of using impedance matching to achieve equivalent input impedance. Amplifier circuit with large circuit characteristics, such as large voltage, large value, or large voltage gain (or large voltage attenuation value), and large time constant. Prior technology Since the invention of the first transistor, mankind has entered the so-called electronic age. With the development of various electronic circuit theories and the rapid development of semiconductor process technology, circuit design work has become increasingly complex and specialized. Among various basic circuit architectures, amplifier circuits have always been very important. Amplifier circuits include functions such as signal amplification and power amplification depending on the application. Among them, signal amplifier circuits are the most common. Please refer to Fig. 1. Fig. 1 shows a schematic diagram of a conventional amplification circuit using an operational amplifier (Operational Amplifier) for signal amplification. The amplifying circuit in FIG. 1 includes an operational amplifier having a positive input terminal, a negative input terminal, and an output terminal (here, the operational amplifier has only one input iH terminal, but the operational amplifier in FIG. 1 may also be A differential amplifier (the positive output of the differential amplifier is used as the output of the operational amplifier in Figure 1); an impedance Z2, one end of which is electrically connected to the negative input, and the other end of which is electrically connected An input voltage signal νί; and an impedance, one end of which is electrically connected to the negative input terminal, and the other end of which is electrically connected to the output / terminal;
586264 _ - 案號 92108552____年月__修正 五、發明說明（2) 而其中位於該輸出端上之訊號係為一輸出電壓訊號v〇。請 注意，於圖一中該操作放大器之正輸入端係電連接於一接 地端’而在理想狀況下，由於操作放大器通常具有一趨近 於無限大的輸入阻抗，因此並不會有電流流經該操作放大 器之二輸入端’而使得該負輸入端為虛擬接地（Vi rtuai586264 _-Case No. 92108552 __ Month __ Amendment V. Description of the Invention (2) The signal on the output terminal is an output voltage signal v0. Please note that the positive input terminal of the operational amplifier is electrically connected to a ground terminal in FIG. 1. In an ideal situation, since the operational amplifier usually has an input impedance that is close to infinity, there is no current flow. Via the two input terminals of the operational amplifier, the negative input terminal is virtual ground (Vi rtuai
Ground)。 於圖一所示之放大電路的電路組態之下，可進行以下 之公式推導：由於該操作放大器之負輸入端為虛擬接地， 故該操作放大器之負輪入端上的電壓值係為〇v。如此則經 由阻抗Z瘫向該負輸入端之電流可表示為丨！ = ( v丨一 〇 ) / Zi，同樣地，經由阻抗Z疏向該負輸入端之電流則可表示 為12 = (ν〇 一 〇)/ Z2。而又由於並不會有電流流入該操作 放大器之負輸入端，則可得到以下的等式· J 1 + I 2 = 〇， 再經過推導，則可得到如下所示之公式一：Ground). Under the circuit configuration of the amplifier circuit shown in Figure 1, the following formula can be derived: Since the negative input terminal of the operational amplifier is virtual ground, the voltage value at the negative wheel input of the operational amplifier is 0. v. In this way, the current passing through the impedance Z to the negative input terminal can be expressed as 丨! = (v 丨 一 〇) / Zi. Similarly, the current through the impedance Z to the negative input terminal can be expressed as 12 = (ν〇 〇) / Z2. Since no current flows into the negative input of the operational amplifier, the following equation can be obtained: J 1 + I 2 = 〇, and after derivation, we can get the following formula one:
Vo/ Vi = — Z〆 Zl 公式一 於一般之放大電路的應用中，為了得到較佳的訊號品 質及頻率響應等電路特性，通常希望放大電路能夠具有等 效輸入阻抗大、電壓増益值大（或者電壓衰減值 大）、以及時間常數大（Large Time constant)等電路特 I*生’而於客知技術中’ A 了達到這些目標，會於阻抗Z及 阻抗z妁位置放入不同的電阻性阻抗（ResistiveVo / Vi = — Z〆Zl Formula 1 In general amplifier circuit applications, in order to obtain better signal characteristics and frequency response and other circuit characteristics, it is generally expected that the amplifier circuit can have a large equivalent input impedance and a large voltage gain ( Or large voltage attenuation value), and large time constant (Large Time constant) and other circuit characteristics I *, and in the well-known technology 'A to achieve these goals, will be placed in the impedance Z and impedance z 妁 different resistance 1. sexual impedance
Impedance)、電容性阻抗（CaPacitive Impedance)、或Impedance), CaPacitive Impedance, or
第9頁 586264 —-MM 92108552_年月 日 條 g___ 五、發明說明（3) 電感性阻抗（Inductive Impedance)，並利用各種不同的 組合以透過公式一的推導，以達到上述各種不同的電路特 性之要求。 然而’為了達到上述之目標，上述之各種被動元件 (如電阻、電容、電感等）均薷要相當大的數值，而於積 體電路的製程當中，製造大數值的被動元件將耗費非常大 的電路面積，如此則將使得積體電路製造的成本大幅增 加0 發明内容 因此本發明之主要目的在於提供一種放大電路，以解 決上述習知的問題。 根據本發明之申請專利範圍，係揭露一種放大電路， 其包含有一差動放大器具有一正輸入端、一負輸入端、一 正輸出端、及一負輸出端；一第一輪入阻抗，其一端電連 接於該負輸入端，另一端電連接於一第一輸入訊號；一第 二輸入阻抗，其一端電連接於該正输入端， 另一端電連接於該第一輸入訊號 一第三輸入阻抗，其一 ，電連接於該負輸入端，另一端電連接於一第二輸入訊 號’該第三輸入阻抗係與該第二輸入阻抗實質上相同；一 第四輸入阻抗，其一端電連接於該正輸入端，另一端電連 接於該第二輸入訊號，該第四輸入阻抗係與該第一輸入阻Page 9 586264 —-MM 92108552_year, month, and day g___ V. Description of the invention (3) Inductive impedance (Inductive Impedance), and using various combinations to derive through the derivation of formula 1, in order to achieve the above-mentioned different circuit characteristics Requirements. However, in order to achieve the above-mentioned goals, the above-mentioned various passive components (such as resistors, capacitors, inductors, etc.) must have a relatively large value. In the process of integrated circuit, manufacturing large-value passive components will cost a lot of money. The circuit area will greatly increase the cost of manufacturing integrated circuits. SUMMARY OF THE INVENTION Therefore, the main object of the present invention is to provide an amplifying circuit to solve the conventional problems. According to the patent application scope of the present invention, an amplifier circuit is disclosed, which includes a differential amplifier having a positive input terminal, a negative input terminal, a positive output terminal, and a negative output terminal; a first-round input impedance, which One end is electrically connected to the negative input terminal, the other end is electrically connected to a first input signal; a second input impedance, one end of which is electrically connected to the positive input terminal, and the other end is electrically connected to the first input signal, a third input. Impedance, one is electrically connected to the negative input terminal and the other is electrically connected to a second input signal 'the third input impedance is substantially the same as the second input impedance; a fourth input impedance is electrically connected at one end At the positive input terminal, the other end is electrically connected to the second input signal. The fourth input impedance is connected to the first input impedance.
第10頁 586264 號 92108552 五、發明說明（4) |抗實質上相同 入端，另一端 一端電連接於 一第三輸出阻 |連接於該正輪 實質上相同； 輸入端，另一 與該第一輸出 |訊號為一第一 二輸出訊號。 ,第一輸出阻抗，其一端電連接於該負輸 電連接於該正輸出端.；一第二輸出阻抗，其 該負輸入端，另一端電連接於該負輸出端； 抗’其一知電連接於該正輸入端，另一端電 出该第二輸出阻抗係與該第二输出阻抗 以及一第四輸出阻抗，其一端電連接於該正 端電連接於該負輪出端，該第四輸出阻抗係 阻抗實質上相同；其中位於該正輸出端上之 輸出訊號，位於該負輸出端上之訊號為一第 發明之另一申請專利範圍，·亦揭露—種放大電 山，其匕3有一操作放大器具有一正輸入端、一負輸入 2 ^輸出端，該負輸入端係電連接於一直流電壓源； 輸入阻k，其一端電連接於該負輸入端，另一端電 連接於一第一輸入訊號；一第二輸入阻抗，其一端電連接 |於=正輸入端，另一端電連接於該第一輸入訊號；以及一 第一輸出阻抗，其一端電連接於該負輸入端，另一端電連 接於該正輸出端；其中位於該正輸出端 |上之訊號為一第一輸出訊號。 本發明之放大電路係將複數個阻抗元件分別電連接於 輸入訊號及該放大器之輸入端之間，並電連接於該放大器 之輸入端及輸出端之間，能夠在不使用大數值之阻抗元件 的情形下，利用調整該等阻抗元件·之數值及特性，以達到Page 10 586264 No. 92108552 V. Description of the invention (4) The impedance is substantially the same, and the other end is electrically connected to a third output resistance. The connection to the positive wheel is substantially the same; the input end is the same as the first One output | signal is a first two output signal. A first output impedance, one end of which is electrically connected to the negative power transmission and is connected to the positive output terminal; a second output impedance, which is a negative input terminal, and the other end is electrically connected to the negative output terminal; Connected to the positive input terminal, the other end electrically outputs the second output impedance and the second output impedance and a fourth output impedance, one end of which is electrically connected to the positive end and electrically connected to the negative wheel output, and the fourth The output impedance is substantially the same; the output signal on the positive output terminal and the signal on the negative output terminal are within the scope of another patent application of the first invention, and also disclosed—an amplified electric mountain, the dagger 3 An operational amplifier has a positive input terminal and a negative input 2 ^ output terminal. The negative input terminal is electrically connected to a DC voltage source. The input resistance k has one end electrically connected to the negative input terminal and the other end electrically connected to a A first input signal; a second input impedance, one end of which is electrically connected to a positive input terminal, and the other end of which is electrically connected to the first input signal; and a first output impedance, one end of which is electrically connected to the negative input terminal, another side Connected to the positive output terminal; wherein the positive output terminal located | of a signal on the first output signal. The amplifying circuit of the present invention electrically connects a plurality of impedance elements between an input signal and an input terminal of the amplifier, and is electrically connected between an input terminal and an output terminal of the amplifier. In the case of adjusting the value and characteristics of these impedance components to achieve
第11頁 586264 能 電電Page 11 586264 Energy Electricity
Lm 92108552 、發明說明（5) ^ -夠 二 不同的阻抗元件組合下分別具有等效輸入阻抗大、 壓增器μ » 值大（或者電壓衰減值大）、以及時間常數大等 路特性的目的。 二中顯示本發明之放大電路1 〇的示意 有一差動放大器2 0具有一正輸入端、 中差動放大器2 0左側之+、一號所 及一負輸出端（如圖二中差動放大器 示一第一輸入阻抗1 2 ,其一端電 另一端電連接於一第一輸入訊號Vii; 其一端電連接於該正輸入端，另一端 號vi 1; —第三輸入阻抗16，其一端電 另一端雷殖她认一第二輸入訊號V i 2, 實施方式 明閱參圖二，圖 圖。放大電路10包含 =負輸入端（如圖二 示）、~正輪出端、 2 0右側之+、_號所 連接於該負輪入端， 一第二輪入阻抗14， 電連接於第一輸入訊 連接於該負輸入端， 請注意，第三輸入阻 同（Substantially 之電路特性及數值係 四輸入阻抗1 8，其一 接於第二輸入訊號Vj 抗1 2實質上相同；一 負輸入端，另一端電 24’其一端電連接於 出端；一第三輸出阻 另一端電連接於該正 抗1 6係與第二輸入阻抗 the same)之阻抗元件 相同；一第 端電連接於該正輸入端 2，而第四輸入阻抗18則 第一輸出阻抗22，其一 連接於該正輸出端；一 該負輸入端，另一端電 抗2 6 ’其一端電連接於 輸出端，第三輪出阻抗 1 4為實質上相 ，亦即此二者 ，另一端電連 與第一輸入阻 知電連接於該 第^一輸出阻抗 連接於該負輸 該正輸入端， 26係與第二輸Lm 92108552, description of the invention (5) ^-the purpose of two different impedance element combinations has a large equivalent input impedance, a multiplier μ »value (or a large voltage attenuation value), and a large time constant . In the second embodiment, the amplifier circuit 10 of the present invention is shown as a differential amplifier 20 having a positive input terminal, a + on the left side of the middle differential amplifier 20, a first terminal and a negative output terminal (as shown in the second differential amplifier). Shows a first input impedance 12, one end of which is electrically connected to a first input signal Vii; one end of which is electrically connected to the positive input terminal, and the other end of which is numbered vi 1;-a third input impedance 16, whose one end is electrically At the other end, Lei She recognizes a second input signal V i 2, and the implementation is described in Figure 2 and Figure 2. The amplifier circuit 10 includes a negative input terminal (as shown in Figure 2), a positive output terminal, and a right side of 20. The + and _ numbers are connected to the negative wheel input terminal, a second wheel input impedance 14 is electrically connected to the first input signal and connected to the negative input terminal, please note that the third input resistance is the same (Substantially circuit characteristics and The value is four input impedances 18, one of which is substantially the same as the second input signal Vj and 1 2; a negative input terminal, the other end is electrically connected 24 ', and one end is electrically connected to the output end; a third output resistance is connected to the other end. The impedance element connected to the positive impedance 16 series and the second input impedance the same) The same; a first terminal is electrically connected to the positive input terminal 2, and a fourth input impedance 18 is a first output impedance 22, one of which is connected to the positive output terminal; one of the negative input terminal, and the other terminal reactance 2 6 'one end It is electrically connected to the output terminal. The third round output impedance 14 is substantially the phase, that is, both. The other end is electrically connected to the first input impedance, and is electrically connected to the first output impedance, connected to the negative input, and positive. Input, 26 series and second input
第12頁 586264 _餘92108552__年 月 日 修正 五、發明說明（6) 出阻抗2 4實質上相同；以及一第四輸出阻抗2 8，其一端電 連接於該正輸入端’另一端電連接於該負輸出端，第四輸 出阻抗2 8則與第一輸出阻抗2 2實質上相同。於本實施例中 係將位於遠正輸出端上之訊號設為一第一輸出訊號v 0 i，並 將位於該負輸出端上之訊號設為一第二輸出訊號v〇2。 請注意’於本實施例中，依據實際上設計之需要，第 一輸入阻抗12、第二輸入阻抗14、第三輸入阻抗16、第四 輸入阻抗1 8、第一輸出阻抗2 2、第二輸出阻抗2 4、第三輸 出阻抗2 6、或者第四輸出阻抗2 8可以為電阻性阻抗 (Resistive Impedance)、電容性阻抗（capacitivePage 12 586264 _ 余 92108552__ Year, month, and day five. Description of the invention (6) The output impedance 2 4 is substantially the same; and a fourth output impedance 2 8 whose one end is electrically connected to the positive input end and the other end is electrically connected. At the negative output terminal, the fourth output impedance 28 is substantially the same as the first output impedance 22. In this embodiment, the signal on the far-positive output terminal is set to a first output signal v 0 i, and the signal on the negative output terminal is set to a second output signal v 02. Please note 'In this embodiment, according to the actual design requirements, the first input impedance 12, the second input impedance 14, the third input impedance 16, the fourth input impedance 18, the first output impedance 2 2, and the second The output impedance 2 4, the third output impedance 2 6, or the fourth output impedance 2 8 may be resistive impedance (capacitive impedance), capacitive impedance (capacitive impedance)
Impedance)、或者電感性阻抗（Inductive Impedance)，以達到不同之目的。 接下來將說明本發明之放大電路丨〇為分別達到高等效 輸入阻抗、高電壓增益值（或者高電壓衰減值）、以 及大時間常數等目標時各個阻抗之設定。於接下來的說明 當中，由於一般放大電路於應用時係使用差動模式 (Differential Mode)操作，則將第一輸入訊號Vi <值 設定為一輸入電壓值Vi，第二輸入訊號Vi炙值設定為一輸 入電壓值一 Vi，並將第一輸出訊號v〇 a值設定為v〇，第二 輸出訊號V〇A值設定為一 Vo，同時將差動放大器20之正輸 入端及負輸入端假设為虛擬接地（即〇V)，且差動放大器 2 0之輸入阻抗趨近於無限大（即電流不會流入其輸入 端），以利說明。Impedance) or Inductive Impedance to achieve different purposes. Next, the setting of each impedance of the amplifier circuit of the present invention to achieve the goals of high equivalent input impedance, high voltage gain value (or high voltage attenuation value), and large time constant will be described. In the following description, since the general amplifying circuit uses differential mode operation during application, the first input signal Vi < is set to an input voltage value Vi, and the second input signal Vi is set to a value Set an input voltage value Vi, set the first output signal v0a value to v0, set the second output signal V0A value to Vo, and set the positive input terminal and negative input of the differential amplifier 20 at the same time. The terminal is assumed to be virtual ground (that is, 0V), and the input impedance of the differential amplifier 20 is approaching infinite (that is, the current will not flow into its input terminal) to facilitate explanation.
第13頁 586264 92108552 五、發明說明（7) 若欲彳于到兩專效輸入阻抗，則於放大電路1 〇中將第 一輸入阻抗12及第四輸入阻抗18設定成數值為…之電阻性 阻抗，並將第二輸入阻抗丨4及第三輸入阻抗i 6設定成數值 為RK1+ α )之電阻性阻抗，其中丨α丨 <〈卜也就是說，第 一輸入阻抗12之值與第二輸入阻抗14之值十分接近，第三 ，入阻抗16之值與第四輸入阻抗18之值十分接近。在此設 定之下，檢視流經差動放大器2〇之負輸入端的電流」< 關 係式可得到以下等式： «!-0 %-0 Λ + Λ(1 + a) 由於第一輸入訊號Vi筹於Vi，第二輸入訊號Vi漭於 V 1 ’而在此電流1即為一輸入電流i丨，故經過推導上述等 式會變成： η Λ(\ + α) m ii 麵 a a 公式二 如公式二所示，輸入電壓V丨及輸入電流丨丨之比值（即 等效輸入阻抗之值）係近似於R i/ 〇；，而由於^之絕對值係 遠小於1，故可知於本發明之放大電路i 〇之組態下，圖二中 之等效輸入阻抗可為一十分大之數值。在此須注意的是， 若檢視流經差動放大器2 0之正輸入端的電流之關係式亦會Page 13 586264 92108552 V. Description of the invention (7) If you want to get to two special-effect input impedances, set the first input impedance 12 and the fourth input impedance 18 to a resistive value of… in the amplifier circuit 10. Impedance, and set the second input impedance 丨 4 and the third input impedance i 6 to a resistive impedance with a value of RK1 + α), where 丨 α 丨 < <b. That is, the value of the first input impedance 12 and the first input impedance 12 The value of the second input impedance 14 is very close, and the value of the third input impedance 16 is very close to the value of the fourth input impedance 18. Under this setting, looking at the current flowing through the negative input terminal of the differential amplifier 20 "< the following equation can be obtained:«! -0% -0 Λ + Λ (1 + a) due to the first input signal Vi is raised at Vi, and the second input signal Vi 漭 is at V 1 ′. Here, the current 1 is an input current i 丨, so after deriving the above equation, it becomes: η Λ (\ + α) m ii surface aa Formula 2 As shown in Equation 2, the ratio of the input voltage V 丨 and the input current 丨 丨 (that is, the value of the equivalent input impedance) is approximately R i / 〇; and since the absolute value of ^ is much smaller than 1, it can be known from this Under the configuration of the invented amplifying circuit i 0, the equivalent input impedance in FIG. 2 may be a very large value. It should be noted here that if the relationship between the current flowing through the positive input terminal of the differential amplifier 20 is also examined,
586264 案號 92108552 曰 修正 五、發明說明（8) 得到相同的結果，故不在此重覆說明 若欲 輸入阻抗 抗，並將 趨近於無 設定成數 三輸出阻 丨冷I << 抗2 4之值 2 8之值十 之負輸入 得到一高電壓增益值，則於放大電路1〇令將第一 1 2及第四輸入阻抗1 8設定成數值為β丨之電阻性阻 第二輸入阻抗1 4及第三輸入阻抗1 6設定成實質上 限大，同時將第一輸出阻抗22及第四輸出阻抗28 ，為Rf之電阻性阻抗，並將.第二輸出阻抗24及第 k 2 6设疋成數值為r f (1+召）之電阻性阻抗，其中 1，也就是說，第一輸出阻抗22之值與第二輸出阻 十分接近，第三輸出阻抗26之值與第四輸出阻抗 分接近。在此設定之下，檢視流經差動放大器2〇 端的電流i艮關係式可得到以下等式： =於第一輸入訊號Vi漭於Vi，且第一輸出訊號“薄於 、0· 一輸出訊號v〇漭於一ν〇，故經過推導上述等式會變 成： Θ |j&|«1 公式三 如公式三所示，輸入電壓v i及輸出電壓v〇之比值（即 1壓 '曰值）係近似於（R f / R i )/召，而由於冷之絕對值係 遠小於1，故可知於本發明之放大電路丨〇之組態下，圖二中”586264 Case No. 92108552 Amendment V. Invention Description (8) The same result is obtained, so I will not repeat it here if I want to input impedance reactance, and it will approach to three output resistance without setting. Cold I < < The value of 2 4 is the value of 8 and the negative input of ten is a high voltage gain value. Then in the amplifier circuit 10, set the first 12 and the fourth input impedance 18 to the resistive resistance of the value β 丨 the second The input impedance 14 and the third input impedance 16 are set to be substantially limited. At the same time, the first output impedance 22 and the fourth output impedance 28 are the resistive impedances of Rf, and the second output impedance 24 and the k 2 6 is set to a resistive impedance with a value of rf (1 + call), where 1, that is, the value of the first output impedance 22 is very close to the second output impedance, and the value of the third output impedance 26 is the fourth output The impedance points are close. Under this setting, the following equation can be obtained by examining the relationship between the current igen flowing through the terminal 20 of the differential amplifier: = at the first input signal Vi 漭 at Vi, and the first output signal "thinner than 0 · 1 output The signal v〇 漭 is at ν〇, so after deriving the above equation will become: Θ | j & | «1 Equation 3 As shown in Equation 3, the ratio of the input voltage vi and the output voltage v0 (that is, the value of 1 voltage) ) Is approximately (R f / R i) / zhao, and since the absolute value of cold is far less than 1, it can be known that the configuration of the amplifying circuit of the present invention is shown in Figure 2 "
第15頁 586264Page 15 586264
案號 92108552 五、發明說明（9) 之電壓增盈值可為 ^分大之數值。在此須注意的是，若 檢視流經差動放大器20之正輸入端的電流之關係式亦會得 到相同的結果，故不在此重覆說明。 若 輸入阻 抗，並 Ri(l + 輸入阻 入阻抗 •輸出 阻抗， 上趨近 之負輸 放大電路1 0中將第一 數值為R i之電阻性阻 阻抗16設定成數值為 <<卜也就是說，第， 值十分接近，第三輸 十分接近，同時將第 成數值為R f之電阻性 出阻抗26設定成實質 視流經差動放大器2 0 以下等式： 欲得到一高電壓衰減值，則於 抗1 2及第四輸入阻抗1 8設定成 將第^一輸入阻抗1 4及第三輸入 α )之電阻性阻抗，其中| α | 抗1 2之值與第二輸入阻抗1 4之 1 6之值與第四輸入阻抗1 8之值 阻抗2 2及第四輸出阻抗2 8設定 並將第二輸出阻抗24及第三.輸 於無限大。在此設定之下，檢 入端的電流i夂關係式可得到 历 Λ(1+ύτ) 成 由於第一輸入訊號Vi薄於Vi，第二輸入訊號Vi舁於 i’且第一輸出訊號Vo笄於Vo，故經過推導上述等式會變 »Η«ι. 公式四 如公式四所示，輸入電壓Vi及輸出電壓Vo之比值之絕Case No. 92108552 V. Explanation of the invention (9) The voltage gain value can be a large value. It should be noted here that if the relationship between the current flowing through the positive input terminal of the differential amplifier 20 is examined, the same result will be obtained, so it will not be repeated here. If the input impedance and Ri (l + input impedance input impedance • output impedance, in the approaching negative input amplifier circuit 10, set the resistive resistance impedance 16 whose first value is Ri to a value of < < Bu That is to say, the values of the first and second are very close, and at the same time, the resistive output impedance 26 with the first value of R f is set to the actual apparent flow through the differential amplifier 2 0 The following equation: To get a high voltage The attenuation value is set at the impedance 12 and the fourth input impedance 18 to the resistive impedance of the first input impedance 14 and the third input α), where | α | the value of the impedance 1 2 and the second input impedance Set the value of 1 4 to 16 and the value of the fourth input impedance 18 to the impedance 2 2 and the fourth output impedance 28 and set the second output impedance 24 and the third. Infinite. Under this setting, the current i 夂 relation at the check-in side can be obtained as Λ (1 + ύτ) because the first input signal Vi is thinner than Vi, the second input signal Vi 舁 is at i 'and the first output signal Vo 笄In Vo, the above equation will change after derivation »Η« ι. Equation 4 is as shown in Equation 4. The absolute value of the ratio of the input voltage Vi and the output voltage Vo
第16頁 586264 MM 92108552 五、發明說明（10) 對值（即電壓增益值）係近似於（R f / r丨）α，而由於以之絕 對值係遠小於1 ’故可知於本發明之放大電路1 〇之組態下， ，一中之電壓增益值可為一十分小之數值，也就是說，圖 二中之電壓衰減值為一十分大之數值。在此須注意的是， f檢視流經差動放大器2〇之正輸入端的電流之關係式亦會 知到相同的結果，故不在此重覆說明。 若欲 一種實施 輸入阻抗 阻抗1 4及 阻抗，其 第二輸入 四輸入阻 輸出阻抗 阻抗，並 上趨近於 之負輸入 得到一大時間常數，則有以下兩種實施方式：第 方f係於放大電路丨〇中將第一輸入阻抗丨2及第四 1 8。又疋成數值為r丨之電阻性阻抗，並將第二輸入 第二輸入阻抗1 6設定成數值為R i ( 1+ α )之電阻性 中丨《 I << 1，也就是說，第一輸入阻抗12之值盥 阻抗14之值十分接近，第三輸入阻抗16之值與第、 抗1 8之值十分接近，同時將第一 22及第四輸出阻抗28設定成數值為^ sC之電容* 將第一輸出阻抗2 4及第二輸出阻抗2 6設定成實' 無限大。在此設定之下，檢視流經差動放大器 端的電流i <關係式可得到以下等式：Page 16 586264 MM 92108552 V. Explanation of the invention (10) The pair value (that is, the voltage gain value) is approximately (R f / r 丨) α, and since the absolute value is much less than 1 ', it can be known in the present invention In the configuration of the amplifying circuit 10, the voltage gain value of No. 1 can be a very small value, that is, the voltage attenuation value of Fig. 2 is a very large value. It should be noted here that the same result can be obtained by examining the relationship of the current flowing through the positive input terminal of the differential amplifier 20, so it will not be repeated here. If you want to implement the input impedance impedance 14 and the impedance, the second input quadruple input impedance output impedance impedance, and the negative input approached to get a large time constant, there are two implementations: the first f is In the amplifying circuit 丨 〇, the first input impedance 丨 2 and the fourth 18 are used. A resistive impedance having a value of r 丨 is also set, and the second input second input impedance 16 is set to a resistive value having a value of R i (1+ α) 丨 << I < < 1, that is, , The value of the first input impedance 12 is very close to the value of the impedance 14, the value of the third input impedance 16 is very close to the value of the first and the impedance 18, and the first 22 and the fourth output impedance 28 are set to a value of ^ The capacitance of sC * sets the first output impedance 24 and the second output impedance 26 to be real 'infinite. With this setting, looking at the current i < relationship through the differential amplifier terminal gives the following equation:
Λ(1+ a) ψΛ (1+ a) ψ
/sC/ sC
成： 由於第一輸入訊號Vi筹於Vi，第二輸入訊號Vi# 且第一輸出訊號Vo薄於Vq，故經過推導上述等式 於 會變Cheng: Since the first input signal Vi is at Vi, the second input signal Vi # and the first output signal Vo are thinner than Vq, the above equation will be changed after deriving
586264 _案號 92108552 五、發明說明（11) 2 iiCv α ^ 1586264 _ Case number 92108552 V. Description of the invention (11) 2 iiCv α ^ 1
Vi /¾ 0|α|«1 公式五 如公式五所示，時間常數之值係近似於R i c/ α ，而由 於α之絕對值係遠小於1，故可知於本發明之放大電路i & 組態下，圖二中之時間常數值可為--^分大之數值。在此 須注意的是，若檢視流經差動放大裔2 0之正輸入端的電許 之關係式亦會得到相同的結果，故不在此重覆說明。 而第二種實施方式係於放大電路10中將第一輸入阻抗 1 2及第四輸入阻抗1 8設定成數值為1/ sC之電容性阻抗，並 將第二輸入阻抗丨4及第三輸入阻抗1 6設定成實質上趨近於 無限大，同時將第一輸出阻抗2 2及第四輸出阻 、 抗28設定成數值為Rf之電阻性阻抗，並將第二輸出阻抗24 及第三輸出阻抗26設定成數值為Rf(i+沒）之電阻性阻抗， 其中丨召I << 1’也就是說，第·一輸出阻抗22之值與第二輸 出阻抗24之值十分接近，第三輸出阻抗26之值與第四輸出別 阻抗28之值十分接近。在此設定之下，檢視流經差動放大 器2 0之負輸入端的電流i A關係式可得到以下等式· ysC 时 w+λ)Vi / ¾ 0 | α | «1 Formula 5 is as shown in Formula 5. The value of the time constant is approximately R ic / α, and since the absolute value of α is much smaller than 1, it can be known from the amplifier circuit i & amp of the present invention ; Under the configuration, the time constant value in Figure 2 can be a value of-^ minutes. It should be noted here that the same result can be obtained if the relationship between the voltage and current flowing through the positive input terminal of the differential amplifier 20 is the same, so it will not be repeated here. The second embodiment is to set the first input impedance 12 and the fourth input impedance 18 to a capacitive impedance of 1 / sC in the amplifier circuit 10, and set the second input impedance 4 and the third input The impedance 16 is set to be substantially close to infinity. At the same time, the first output impedance 22, the fourth output impedance, and the impedance 28 are set to a resistive impedance with a value of Rf, and the second output impedance 24 and the third output are set. The impedance 26 is set to a resistive impedance having a value of Rf (i + n), where 丨 I < < 1 ', that is, the value of the first output impedance 22 is very close to the value of the second output impedance 24, the The value of the three output impedance 26 is very close to the value of the fourth output impedance 28. Under this setting, by examining the relationship between the current i A flowing through the negative input terminal of the differential amplifier 20, the following equation can be obtained: w + λ at ysC)
586264 _案號92108552 _年 月 曰 铬t_ 五、發明說明（12)586264 _ Case No. 92108552 _ Year Month Chromium t_ V. Description of the Invention (12)
Vo，第二輸出訊號Vo漭於一Vo，故經過推導上述等式會變 成·Vo, the second output signal Vo is less than one Vo, so the above equation will become ·
0间《1 公式六 如公式六所示，時間常數之值係近似於RfC/ ;?，而由 於/5之絕對值係遠小於1，故可知於本發明之放大電路1 〇之 組態下，圖二中之時間常數值可為一十分大之數值。在此 須注意的是，若檢視流經差動放大器2 0之正輸入端的電流 之關係式亦會得到相同的結果，故不在此重覆說明。 為 之電阻 而使得 露以下 二輸入 輸出阻 四輸出 三，圖 圖。開 fc N及 -端電 之一端 N,，另 了於積體電路中非常精確地製造出二個非常接近 性阻抗，如上述之Ri及Ri(1+a )或者以及Rf (1+冷）， α及沒之值為所需要之值，於本發明之實施例中將揭 兩種利用開關電容電路來實現第一輸入阻抗1 2、第 阻抗1 4、第二輸入阻抗1 6、第四輸入阻抗1 8、第一 抗22、第二輸出阻抗24、第三輸出阻抗26、或者第 阻抗28之實施方式：關於第一種實施方式請參閱圖 二中顯不本發明之第一種開關電容電路3 〇之示意 關電容如0包含有一電容32,電連接於一第一節 連接於第-二 存電荷卜第一開關34,其 2 一 1，另—端係作為開關電容電路30 @私ϋ一第一開關36，其一端電連接於第一節點 一知係作為開關電容電路3〇之另一端·點Β。請注意，0 between "1 Formula 6 As shown in Formula 6, the value of the time constant is approximately RfC /;?, And because the absolute value of / 5 is much smaller than 1, it can be known that the configuration of the amplifier circuit of the present invention is 10 The time constant value in Figure 2 can be a very large value. It should be noted here that if you check the relationship between the current flowing through the positive input terminal of the differential amplifier 20, the same result will be obtained, so it will not be repeated here. For its resistance, the following two input and output resistances and four output threes are shown. Turn on fc N and one terminal N, and in the integrated circuit, make two very close impedances very accurately, such as Ri and Ri (1 + a) or Rf (1 + cold). , Α and 没 are the required values. In the embodiment of the present invention, two types of switching capacitor circuits are used to realize the first input impedance 1 2, the first impedance 1 4, the second input impedance 16 and the fourth. An embodiment of the input impedance 18, the first reactance 22, the second output impedance 24, the third output impedance 26, or the second impedance 28: For the first embodiment, please refer to FIG. 2 to show the first switch of the present invention. The schematic circuit of the capacitor circuit 〇, such as 0, includes a capacitor 32, which is electrically connected to a first section and connected to the first and second stored charge switch 34, 2 of which 1 and the other end is used as a switched capacitor circuit 30 @ A first switch 36 is privately connected at one end to the first node, which is known as the other end of the switched capacitor circuit 30, point B. Please note,
第19頁 586264 _鎌92108552_±___月 日 條正 五、發明說明（13) 於實際操作時，第一開關34及第二開關36開啟之時間係不 相互重疊，且第一開關34及第二開關36開啟之時間長度係 相等。 請閱參圖四’圖四中顯示圖三之開關電容電路3〇之實 際電路圖。於圖四中，第一開關3 4及第二開關3 6係為同類 型開關（於圖四中均為NMOS電晶體），第一開關34由一第 一週期訊號0所控制，第二開關36由一第二週期訊號必所 控制’第一週期訊號0戌第二週期訊號0 <主動態 (Active State)係不相互重疊，且第一週期訊號0及第 一週期訊说0式工作週期（Duty Cycle)係相同。於圖四 中由於第一開關34及第二開關36為NMOS電晶體， 故第一週期訊號0及第二週期訊號0係為高態主動 (Act ive High)，也就是說，當週期訊號為高電壓準位 時，開關呈現開啟狀態。 圖四令之開關電容電路30的操作方式將於以下說明。 在此假設開關電容電路3 0之其中一端點a係電連接於一等效 電壓源，首先第一週期訊號0 1會被設·為高電壓準位，此時 第二週期訊號0將會被設為低電壓準位，如此則第一開關 3 4會被開啟而第二開關3 6會被關閉，此時從端點a經由第— 開關3 4及電容3 2至接地端將形成一充電路徑，而該等效電 壓源將會於第一週期訊號4被設為高電壓準位（即主"動） 之期間對電容32進行充電，使得電容32儲存電荷。接下來 第二週期訊號0 2會被設為高電壓準位，此時第一调^ 々朋號Page 19 586264 _ sickle 92108552_ ± ___ month day article five, description of the invention (13) In actual operation, the time when the first switch 34 and the second switch 36 are turned on does not overlap each other, and the first switch 34 and the first The lengths of time during which the two switches 36 are turned on are equal. Please refer to FIG. 4 ’for the actual circuit diagram of the switched capacitor circuit 30 shown in FIG. 3. In FIG. 4, the first switch 34 and the second switch 36 are the same type of switches (both NMOS transistors in FIG. 4). The first switch 34 is controlled by a first periodic signal 0, and the second switch 36 must be controlled by a second period signal 'first period signal 0' second period signal 0 < active state does not overlap each other, and the first period signal 0 and the first period signal 0 work The cycle (Duty Cycle) is the same. In Figure 4, since the first switch 34 and the second switch 36 are NMOS transistors, the first period signal 0 and the second period signal 0 are Act ive High, that is, when the period signal is At high voltage levels, the switch is on. The operation of the switched capacitor circuit 30 in FIG. 4 will be described below. It is assumed here that one of the terminals a of the switched capacitor circuit 30 is electrically connected to an equivalent voltage source. First, the first period signal 0 1 will be set to a high voltage level. At this time, the second period signal 0 will be Set to low voltage level, so the first switch 34 will be turned on and the second switch 36 will be turned off. At this time, a charge will be formed from the terminal a through the first switch 34 and the capacitor 32 to the ground. Path, and the equivalent voltage source will charge the capacitor 32 during the first period when the signal 4 is set to the high voltage level (ie, main), so that the capacitor 32 stores electric charges. Next, the second cycle signal 0 2 will be set to the high voltage level.
第 20 頁 "~' --— 586264 修正 _ 案號92108552 生 五、發明說明（14) 0則會被設為低電壓準位，如此則第一開關34會被關閉而 第二開關3 6會被開啟’此時從接地端經由電容3 2及第二開 關3 6至端點B將形成一放電路徑，而電容3 2中於先前所储存 之電荷則會經由接地端進行放電並於端點B產生相對應之— 電流。如果第一週期訊號0及第二週期訊號0式頻率比起 使用放大電路1 0之積體電路之操作頻率要來得高得多，則 開關電容電路30將可被視為等效於一電阻性阻抗（因其於 端點A接受該等效電壓源之驅動即於端點B產生一電流）。 若電容32之電容值為ci而第一週期訊號0及第二週 期訊號0 A週期為T，則圖四中之開關電容電路3 〇於端點a ”之間的阻抗值可表示為T/c…於目=:A 電路設計技術中，對週期訊號之週期及工作週期進行十分 f確的控制相對來說並不困難，故欲產生上述十分接近之 ，如Ri及Ri(1+a )或者RfARf(1M )，僅需對圖四 =關電谷電路30之第一週期訊號0及第二週期訊號必2 之週期進行適當的控制即可。 h，另一端伤你f —開關44，其一端電連接於第一節點 知係作為開關電容電路40之一端點A; 一 4b ’其一端電連接於笛—rM 口 ^ ^ ^ 弟一開關 端；一笛-Μ 。、第一點N丨，另一知電連接於一接地 弟二開關48,其一端電連接於第二節Page 20 " ~ '--- 586264 Amendment _ Case No. 92108552 Fifth, the description of the invention (14) 0 will be set to the low voltage level, so the first switch 34 will be closed and the second switch 3 6 Will be turned on 'At this time, a discharge path will be formed from the ground terminal through the capacitor 32 and the second switch 36 to the terminal B, and the previously stored charge in the capacitor 32 will be discharged through the ground terminal and discharged at the terminal. Point B produces a corresponding — current. If the frequency of the first cycle signal 0 and the second cycle signal 0 is much higher than the operating frequency of the integrated circuit using the amplifier circuit 10, the switched capacitor circuit 30 can be regarded as equivalent to a resistive Impedance (because it is driven by the equivalent voltage source at terminal A, a current is generated at terminal B). If the capacitance value of the capacitor 32 is ci and the period of the first period signal 0 and the second period signal 0 A is T, the impedance value of the switched capacitor circuit 3 in FIG. 4 between the terminals a ″ can be expressed as T / c ... in the head =: A circuit design technology, it is relatively difficult to control the cycle and working cycle of the periodic signal. It is relatively difficult to produce the above very close, such as Ri and Ri (1 + a) Or RfARf (1M), you only need to properly control the period of the first cycle signal 0 and the second cycle signal 2 of Figure 4 = Guandiangu circuit 30. h, the other end hurts you f-switch 44, One end thereof is electrically connected to the first node and is known as an end point A of the switched capacitor circuit 40. One end 4b 'is electrically connected to the flute-rM port ^ ^ ^ a switch end; a flute-M., The first point N丨, the other is electrically connected to a grounded two switch 48, one end of which is electrically connected to the second section
第21頁 之第實施方式請參閱圖五’圖五中顯示本發明 —ί i ^ ΐ! f電路40之示意圖。開關電容電路包含有 來儲存電荷ίί:一第一節點N及-第二節點N夂間，用 586264 _案號 92108552_年月日__ 五、發明說明（15) 係作為開關電容電路4 0之另一端點B ;以及一第四開關，其 一端電連接於第二節點N2，另一端電連接於該接地端。請 注意，於實際操作時，第一開關44及第四開關50係同時開 啟，第二開關46及第三開關48係同時開啟，第一開關44及 第四開關50開啟之時間與第二開關46及第三開關48開啟之 時間係不相互重疊，且第一開關44及第四開關50開啟之時 間長度與第二開關46及第三開關48開啟之時間長度係相 等。 請閱參圖六，圖六中顯示圖五之開關電容電路3 0之實 際電路圖。於圖六中，第一開關44、第二開關46、第三開 關48、及第四開關50係為同類型開關（於圖六中均為NMOS 電晶體），第一開關44及第四開關50由一第一週期訊號0 1 所控制，第二開關46及第三開關48由一第二週期訊號0所 控制，第一週期訊號0及第二週期訊號4 A主動態係不相 互重疊，且第一週期訊號4及第二週期訊號0炙工作週期 係相同。於圖六中由於第一開關44、第二開關46、第三開 關48、及第四開關50為NMOS電晶體，故第一週期訊號0及 第二週期訊號0係為高態主動，也就是說，當週期訊號為 高電壓準位時，開關呈現開啟狀態。 圖六中之開關電容電路4 0的操作方式將於以下說明。 在此假設開關電容電路4 0之其中一端點A係電連接於一等效 電壓源，首先第一週期訊號0會被設為高電壓準位，此時 第二週期訊號0將會被設為低電壓準位，如此則第一開關For a first embodiment on page 21, please refer to FIG. 5 ′, which shows a schematic diagram of the circuit 40 of the present invention. Switched capacitor circuit contains to store electric charge: between a first node N and a second node N, using 586264 _ case number 92108552_ year month day __ 5. Description of the invention (15) is used as a switched capacitor circuit 4 0 The other end B; and a fourth switch, one end of which is electrically connected to the second node N2, and the other end of which is electrically connected to the ground terminal. Please note that in actual operation, the first switch 44 and the fourth switch 50 are turned on at the same time, the second switch 46 and the third switch 48 are turned on at the same time, the time when the first switch 44 and the fourth switch 50 are turned on and the second switch The time when the 46 and the third switch 48 are turned on does not overlap each other, and the length of time when the first switch 44 and the fourth switch 50 are turned on is equal to the length of time when the second switch 46 and the third switch 48 are turned on. Please refer to Figure 6, which shows the actual circuit diagram of the switched capacitor circuit 30 in Figure 5. In FIG. 6, the first switch 44, the second switch 46, the third switch 48, and the fourth switch 50 are switches of the same type (all are NMOS transistors in FIG. 6), and the first switch 44 and the fourth switch are 50 is controlled by a first periodic signal 0 1, the second switch 46 and the third switch 48 are controlled by a second periodic signal 0, and the first periodic signal 0 and the second periodic signal 4 A do not overlap each other. The first cycle signal 4 and the second cycle signal 0 are the same. In FIG. 6, since the first switch 44, the second switch 46, the third switch 48, and the fourth switch 50 are NMOS transistors, the first cycle signal 0 and the second cycle signal 0 are active high, that is, That is, when the periodic signal is at a high voltage level, the switch is turned on. The operation of the switched capacitor circuit 40 in FIG. 6 will be described below. It is assumed here that one of the terminals A of the switched capacitor circuit 40 is electrically connected to an equivalent voltage source. First, the first period signal 0 will be set to a high voltage level. At this time, the second period signal 0 will be set to Low voltage level, so first switch
第22頁 586264 __92108552-毛 月 曰 修正_____ 五、發明說明（16) 44及第四開關50會被開啟而第二開關46及第三開關48會被 關閉，此時從端點臟由第一開關44、電容42及第四開關50 至接地端將形成一充電路徑，而該等效電壓源將會於第一 週期訊號0棘設為高電壓準位（即主動）之期間對電容42 進行充電，使得電容4 2儲存電荷。接下來第二週期訊號0 2 會被設為高電壓準位，此時第一週期訊號0則會被設為低 電壓準位，如此則第一開關44 及第四開關50會被關閉而第二開關46及第三開關48會被開 啟，此時從接地端經由第二開關4 6、電容4 2及第三開關4 8 至端點B將形成一放電路徑，而電容42中於先前所儲存之電 荷則會經由接地端進行放電並於端點B產生相對應之一電 流。如果第一週期訊號必及第二週期訊號0夂頻率比起使 用放大電路1 0之積體電路之操作頻率要來得高得多，則開 關電容電路4 0將可被視為等效於一電阻性阻抗（因其於端 點A接受該等效電壓源之驅動即於端點B產生一電流）。 若電容4 2之電容值為C雨第一週期訊號必及第二週期 訊號4炙週期為T，則圖六中之開關電容電路4〇於 端點B之間的阻抗值可表示為T/ C2。由於於目前的數位電 路設計技術中，對週期訊號之週期及工作週期進行十分 確的控制相對來說並不困難，故欲產生上述十分接近之二 阻抗值，如Ri及Ri(l+a )或者以及Rf(1+万），僅 二 之開關電容電路40之第1期訊號q第 /、 週期進行適當的控制即可。 ^ Ψ ^Page 22 586264 __92108552-Mao Yueyue Revision _____ V. Description of the Invention (16) 44 and the fourth switch 50 will be turned on and the second switch 46 and the third switch 48 will be turned off. A switch 44, a capacitor 42, and a fourth switch 50 to the ground terminal will form a charging path, and the equivalent voltage source will be applied to the capacitor 42 during the first period when the signal 0 is set to a high voltage level (that is, active). Charging is performed so that the capacitor 42 stores a charge. Next, the second cycle signal 0 2 will be set to the high voltage level, and at this time, the first cycle signal 0 will be set to the low voltage level. In this way, the first switch 44 and the fourth switch 50 will be turned off and the first The second switch 46 and the third switch 48 will be turned on. At this time, a discharge path will be formed from the ground through the second switch 46, the capacitor 4 2 and the third switch 4 8 to the terminal B. The stored charge is discharged through the ground terminal and a corresponding current is generated at the terminal B. If the frequency of the first period signal and the second period signal 0 夂 is much higher than the operating frequency of the integrated circuit using the amplifier circuit 10, the switched capacitor circuit 40 will be regarded as equivalent to a resistor Sexual impedance (because it is driven by the equivalent voltage source at terminal A, a current is generated at terminal B). If the capacitance value of the capacitor 4 2 is C, the first period signal must be equal to the second period signal 4, and the period T is T, then the impedance value of the switched capacitor circuit 40 in FIG. 6 between the terminal B can be expressed as T / C2. In the current digital circuit design technology, it is relatively difficult to control the cycle of the periodic signal and the working cycle. It is relatively difficult to generate the above two impedance values, such as Ri and Ri (l + a). Alternatively, and Rf (1 + 10,000), only the first period of the switched capacitor circuit 40 of the second signal qth, the period can be appropriately controlled. ^ Ψ ^
586264 __tjfe 92108552 年月日 修正 五、發明說明（17) 除了如圖二中所示之差動模式的應用之外，本發明之 放大電路的概念亦可使用於單端模式（Single-Ended Mode) ’凊參閱圖七。圖七中顯示本發明之放大電路的 系意圖。放大電路6 0包含有一操作放大器7 0具有一正輸入 端、一負輸入端（如圖七中操作放大器7 0左側之 +、一號所示）及一輸出端，其中於本實施例中該正輸入 踹係電連接於一直流電壓源（通常為0V)以提供偏壓。請 注意，於圖七中之操作放大器7〇係使用一差動放大器，並 以該差動放大器之正輸出端（如圖七中操作放大器7 〇右側 之+號所示）作為操作放大器7 0之輸出端；一第一輸入阻 抗62’其一端電連接於該負輸入端，另一端電連接於一第 一輸入訊號Vi —第二輸入阻抗64，其一端電連接於該負 輸入端，另一端電連接於一第二輸入訊號Vi 2;以及一第一 輸出阻抗66’其一端電連接於該負輸入端，另一端電連接 於該輸出端。於本實施例中係將位於該輸出端上之訊號設 為一第一輸出訊號Vo!。 清注意’於本實施例中’依據實際上設計之需要，第 一輸入阻抗62、第^一輸入阻抗64、或者第一輸出阻抗6 6可 以為電阻性阻抗（Resist ive Impedance)、電容性阻抗 (Capacitive Impedance)、或者電感性阻抗（Inductive Impedance)，以達到不同之目的。 於圖七中所示本發明之放大電路6 0亦如圖二中所示之 放大電路10，經由適當之第一輸入阻抗62、第二輸入阻抗586264 __tjfe 92108552 Rev. 5th, Description of the invention (17) In addition to the application of the differential mode as shown in Figure 2, the concept of the amplifier circuit of the present invention can also be used in Single-Ended Mode '凊 See Figure 7. The schematic diagram of the amplifier circuit of the present invention is shown in FIG. The amplifying circuit 60 includes an operational amplifier 70 having a positive input terminal, a negative input terminal (as shown by the + on the left side of the operational amplifier 70 in FIG. 7), and an output terminal. In this embodiment, the The positive input is electrically connected to a DC voltage source (usually 0V) to provide a bias voltage. Please note that the operational amplifier 70 in FIG. 7 uses a differential amplifier, and the positive output terminal of the differential amplifier (as shown by the + sign on the right side of the operational amplifier 7 〇) is used as the operational amplifier 7 0 An output terminal; a first input impedance 62 ′, one end of which is electrically connected to the negative input terminal, and the other end of which is electrically connected to a first input signal Vi—the second input impedance 64, and one end of which is electrically connected to the negative input terminal, and One end is electrically connected to a second input signal Vi 2; and a first output impedance 66 'is electrically connected to the negative input terminal at one end and electrically connected to the output terminal at the other end. In this embodiment, the signal on the output terminal is set as a first output signal Vo !. It is important to note that in the present embodiment, according to actual design requirements, the first input impedance 62, the first input impedance 64, or the first output impedance 66 may be resistive impedance (Resistive Impedance) or capacitive impedance. (Capacitive Impedance), or Inductive Impedance to achieve different purposes. The amplifying circuit 60 of the present invention shown in FIG. 7 is also the amplifying circuit 10 shown in FIG. 2 through the appropriate first input impedance 62 and the second input impedance.
第24頁 586264 案號92108552_年 月 日 條正 __ 五、發明說明（18) 64、以及第一輸出阻抗6 6的種類及數值之設定，透過如前 述之公式二、公式四、及公式五之推導，即可達到高等效 輸入阻抗、高電壓衰減值、及大時pal常數的目標，關於上 述公式之推導係與圖二中所·示之放大電路1 〇 之說明十分相似，故不在此處重覆說明，然而於此處須注 意的是，前述之公式二、公式四、及公式五之推導中所使 用的第一輸入阻抗12、第二輸入阻抗1 4、以及第一輸出阻 抗2 2 ’在本實施例當中係使用第一輸入阻抗6 2、第二輸入 阻抗6 4、以及第一輸出阻抗6 6來取代。 同樣地，為了於積體電路中非常精確地製造出二個非 常接近之電阻性阻抗，如上述之以及Ri(1+a )或者“及Rf (1 +点），而使得α及/3之值為所需要之值，於本發明之實施例 將使用如前所述之兩種利用開關電容電路來實現放大電路 60中之第一輸入阻抗62、第二輸入阻抗64、或者第一輸出 阻抗66之實施方式，亦即於圖三及，圖四中所示之 電路30三與於圖五及圖六中所示之開關電容電路4〇。關於 開關電容電路30及開關電容電路40於放大電路6〇中之應用 說明係與前述者實質上相同，故不在此處重覆說明。心 、相較於習知技術中之放大電路，本發明之放大電路係 將複數個阻抗元件分別電連接於輸入訊號 你並電連接於該放大器之輸入端及輸出= :二-杜吏Γ大數值之阻抗元件的情形下’利用調整該等 ^ 之文值及特性，以達到該放大電路能夠在不同的Page 24 586264 Case No. 92108552_Year Month Day Article Positive__ V. Description of the invention (18) 64 and the setting of the type and value of the first output impedance 66 6 Through the aforementioned formulas II, IV, and formulas The five derivations can achieve the goals of high equivalent input impedance, high voltage attenuation value, and large time pal constant. The derivation of the above formula is very similar to that of the amplifier circuit 10 shown in Figure 2. The explanation is repeated here, but it must be noted here that the first input impedance 12, the second input impedance 14, and the first output impedance used in the derivation of the foregoing formulas 2, 4, and 5 are used. 2 2 'In this embodiment, a first input impedance 62, a second input impedance 64, and a first output impedance 66 are used instead. Similarly, in order to produce two very close resistive impedances in the integrated circuit, such as the above and Ri (1 + a) or "and Rf (1 + point), so that α and / 3 The value is the required value. In the embodiment of the present invention, the first input impedance 62, the second input impedance 64, or the first output impedance in the amplifier circuit 60 are realized by using two types of switched capacitor circuits as described above. The implementation of 66, that is, the circuit 303 shown in Figs. 3 and 4, and the switched capacitor circuit 40 shown in Figs. 5 and 6 are used. The switched capacitor circuit 30 and the switched capacitor circuit 40 are enlarged. The application description in the circuit 60 is substantially the same as the foregoing, so it will not be repeated here. Compared with the amplifier circuit in the conventional technology, the amplifier circuit of the present invention electrically connects a plurality of impedance elements respectively. In the case of the input signal you are electrically connected to the input terminal and output of the amplifier =: two-Du Li Γ large value of the impedance element 'use the adjustment of the value and characteristics of these ^ to achieve that the amplifier circuit can be used in different of
第25頁 586264 案號 92108552 年 月 a 修正 五、發明說明（19) 阻抗元件組合下分別具有等效輸入阻抗大、電壓增益值大 (或者電壓衰減值大）、以及時間常數大 等電路特性的目的。 以上所述僅為本發明之較佳實施例，凡依本發明申請 專利範圍所做之均等變與修飾，皆屬於本發明專利之涵蓋 範圍。章節結束Page 25 586264 Case No. 92108552a Amendment V. Description of the invention (19) The combination of impedance components has circuit characteristics such as large equivalent input impedance, large voltage gain value (or large voltage attenuation value), and large time constant. purpose. The above description is only a preferred embodiment of the present invention, and all equivalent changes and modifications made in accordance with the scope of the patent application for the present invention belong to the scope of the invention patent. End of chapter
第26頁 586264 _案號 92108552_年月日_修正_ 圖式簡單說明 圖式之簡單說明 圖一為習知技術中利用一操作放大器進行訊號放大之 放大電路的不意圖。 圖二為本發明之放大電路的示意圖。 圖三為本發明之第一種開關電容電路的示意圖。 圖四為圖三中之開關電容電路的電路示意圖。 圖五為本發明之第二種開關電容電路的示意圖。 圖六為圖五中之開關電容電路的電路示意圖。 圖七為本發明之放大電路的示意圖。 圖式之符號說明 10' 60 放大 電路 20 差 動 放 大器 12、 14、 16^ 18^ 62^ 64 輸 入 阻 抗 11、 24' 26' 28' 66 輸 出 阻 抗 30〜 40 開關 電容 電路 32^ 42 電容 34、 36、 4 4' 46^ 48: 50 開 關 70 操作 放大 器P.26 586264 _Case No. 92108552_Year_Month_Revision_ Brief Description of the Drawings Brief Description of the Drawings Fig. 1 is a schematic diagram of a conventional amplification circuit using an operational amplifier for signal amplification. FIG. 2 is a schematic diagram of an amplifying circuit of the present invention. FIG. 3 is a schematic diagram of a first switched capacitor circuit of the present invention. FIG. 4 is a schematic circuit diagram of the switched capacitor circuit in FIG. 3. FIG. 5 is a schematic diagram of a second switched capacitor circuit of the present invention. FIG. 6 is a circuit diagram of the switched capacitor circuit in FIG. 5. FIG. 7 is a schematic diagram of an amplifying circuit of the present invention. Symbols in the drawings 10 '60 Amplifier circuit 20 Differential amplifiers 12, 14, 16 ^ 18 ^ 62 ^ 64 Input impedance 11, 24' 26 '28' 66 Output impedance 30 ~ 40 Switched capacitor circuit 32 ^ 42 Capacitor 34, 36, 4 4 '46 ^ 48: 50 switch 70 operational amplifier
第27頁Page 27
Claims (1)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW092108552A TW586264B (en) | 2003-04-14 | 2003-04-14 | Amplifying circuit |
| JP2003365913A JP4024200B2 (en) | 2003-04-14 | 2003-10-27 | Amplifier circuit |
| US10/707,803 US7106131B2 (en) | 2003-04-14 | 2004-01-13 | Amplifying circuit |
| DE102004017497A DE102004017497A1 (en) | 2003-04-14 | 2004-04-08 | amplifier circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW092108552A TW586264B (en) | 2003-04-14 | 2003-04-14 | Amplifying circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW586264B true TW586264B (en) | 2004-05-01 |
| TW200421705A TW200421705A (en) | 2004-10-16 |
Family
ID=33129481
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW092108552A TW586264B (en) | 2003-04-14 | 2003-04-14 | Amplifying circuit |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US7106131B2 (en) |
| JP (1) | JP4024200B2 (en) |
| DE (1) | DE102004017497A1 (en) |
| TW (1) | TW586264B (en) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7194037B1 (en) | 2000-05-23 | 2007-03-20 | Marvell International Ltd. | Active replica transformer hybrid |
| US7433665B1 (en) | 2000-07-31 | 2008-10-07 | Marvell International Ltd. | Apparatus and method for converting single-ended signals to a differential signal, and transceiver employing same |
| US7312739B1 (en) | 2000-05-23 | 2007-12-25 | Marvell International Ltd. | Communication driver |
| USRE41831E1 (en) | 2000-05-23 | 2010-10-19 | Marvell International Ltd. | Class B driver |
| US6775529B1 (en) | 2000-07-31 | 2004-08-10 | Marvell International Ltd. | Active resistive summer for a transformer hybrid |
| US7606547B1 (en) | 2000-07-31 | 2009-10-20 | Marvell International Ltd. | Active resistance summer for a transformer hybrid |
| US7298173B1 (en) | 2004-10-26 | 2007-11-20 | Marvell International Ltd. | Slew rate control circuit for small computer system interface (SCSI) differential driver |
| US7312662B1 (en) | 2005-08-09 | 2007-12-25 | Marvell International Ltd. | Cascode gain boosting system and method for a transmitter |
| KR100857179B1 (en) * | 2006-12-26 | 2008-09-05 | 삼성전자주식회사 | Bio-signal amplifying circuit |
| US8862253B2 (en) * | 2007-04-30 | 2014-10-14 | Sigmatel, Inc. | Gain control module and applications thereof |
| JP5834377B2 (en) * | 2010-01-13 | 2015-12-24 | 富士通株式会社 | Filter circuit |
| JP5715531B2 (en) | 2010-09-10 | 2015-05-07 | 旭化成エレクトロニクス株式会社 | Single differential converter |
| WO2012032736A1 (en) | 2010-09-10 | 2012-03-15 | 旭化成エレクトロニクス株式会社 | Amplification circuit |
Family Cites Families (34)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US686789A (en) * | 1901-02-14 | 1901-11-19 | James R Russell | Carpet-fastener. |
| US6313687B1 (en) * | 1960-08-17 | 2001-11-06 | Agere Systems Guardian Corp. | Variable impedance circuit |
| US4034308A (en) * | 1976-07-06 | 1977-07-05 | Licentia Patent-Verwaltungs-G.M.B.H. | Amplifier with controllable transmission factor and switchable control characteristic |
| US4158786A (en) | 1976-07-27 | 1979-06-19 | Tokyo Shibaura Electric Co., Ltd. | Display device driving voltage providing circuit |
| US5084667A (en) | 1985-07-26 | 1992-01-28 | Xicor, Inc. | Nonvolatile nonlinear programmable electronic potentiometer |
| JPS6429925U (en) | 1987-08-13 | 1989-02-22 | ||
| JPH04906A (en) | 1990-04-18 | 1992-01-06 | Nec Corp | Variable resistor |
| US5220286A (en) * | 1991-06-28 | 1993-06-15 | International Business Machines Corporation | Single ended to fully differential converters |
| JPH05224621A (en) | 1992-02-14 | 1993-09-03 | Toshiba Corp | Semiconductor device for power source for driving liquid crystal panel |
| JPH05327376A (en) | 1992-05-20 | 1993-12-10 | Fujitsu Ltd | Digital control variable gain circuit |
| JPH05347520A (en) | 1992-06-12 | 1993-12-27 | Toshiba Corp | Variable amplification factor analog amplifier device |
| US5410270A (en) * | 1994-02-14 | 1995-04-25 | Motorola, Inc. | Differential amplifier circuit having offset cancellation and method therefor |
| US5493246A (en) * | 1994-09-06 | 1996-02-20 | Motorola, Inc. | Circuit and method of canceling leakage current in an analog array |
| WO1996037951A1 (en) | 1995-05-23 | 1996-11-28 | Analog Devices, Inc. | Switched capacitor offset suppression |
| US5867057A (en) | 1996-02-02 | 1999-02-02 | United Microelectronics Corp. | Apparatus and method for generating bias voltages for liquid crystal display |
| US5856758A (en) * | 1996-11-20 | 1999-01-05 | Adtran, Inc. | Low distortion driver employing positive feedback for reducing power loss in output impedance that effectively matches the impedance of driven line |
| US5949279A (en) | 1997-05-15 | 1999-09-07 | Advanced Micro Devices, Inc. | Devices for sourcing constant supply current from power supply in system with integrated circuit having variable supply current requirement |
| JP3109461B2 (en) | 1997-09-09 | 2000-11-13 | 日本電気株式会社 | Low-pass filter |
| US6147520A (en) | 1997-12-18 | 2000-11-14 | Lucent Technologies, Inc. | Integrated circuit having controlled impedance |
| US6249240B1 (en) * | 1998-08-28 | 2001-06-19 | Texas Instruments Incorporated | Switched-capacitor circuitry with reduced loading upon reference voltages |
| AT407202B (en) | 1999-06-10 | 2001-01-25 | Perger Andreas Dr | COMBINED SCOPE AND DISTANCE MEASURING DEVICE |
| US6583662B1 (en) * | 1999-06-23 | 2003-06-24 | Globespanvirata, Inc. | Circuit and method for implementing an integrated continuous-time smoothing filter |
| EP1071206B1 (en) * | 1999-07-20 | 2004-06-02 | STMicroelectronics S.r.l. | A receiver portion of a telephone |
| US6429723B1 (en) | 1999-11-18 | 2002-08-06 | Texas Instruments Incorporated | Integrated circuit with charge pump and method |
| US6437720B1 (en) * | 2001-02-16 | 2002-08-20 | Conexant Systems, Inc. | Code independent charge transfer scheme for switched-capacitor digital-to-analog converter |
| US6617838B1 (en) * | 2001-09-11 | 2003-09-09 | Analog Devices, Inc. | Current measurement circuit |
| DE10152888A1 (en) * | 2001-10-26 | 2003-05-15 | Infineon Technologies Ag | Integrated analog multiplexer used in analog signal processing, has switches that selectively connect multiplexer inputs to inverting input terminal of operational amplifier |
| US6747475B2 (en) | 2001-12-17 | 2004-06-08 | Intel Corporation | Method and apparatus for driving a signal using switchable on-die termination |
| US6573785B1 (en) * | 2002-01-03 | 2003-06-03 | Intel Corporation | Method, apparatus, and system for common mode feedback circuit using switched capacitors |
| US6833759B2 (en) * | 2002-01-23 | 2004-12-21 | Broadcom Corporation | System and method for a programmable gain amplifier |
| US20030146786A1 (en) * | 2002-02-04 | 2003-08-07 | Kush Gulati | ADC having chopper offset cancellation |
| US6686789B2 (en) | 2002-03-28 | 2004-02-03 | Agere Systems, Inc. | Dynamic low power reference circuit |
| US6549075B1 (en) | 2002-04-18 | 2003-04-15 | Texas Insruments Incorporated | Method of configuring a switch network for programmable gain amplifiers |
| US6661283B1 (en) * | 2002-10-03 | 2003-12-09 | National Semiconductor Corporation | Wide gain range and fine gain step programmable gain amplifier with single stage switched capacitor circuit |
-
2003
- 2003-04-14 TW TW092108552A patent/TW586264B/en not_active IP Right Cessation
- 2003-10-27 JP JP2003365913A patent/JP4024200B2/en not_active Expired - Lifetime
-
2004
- 2004-01-13 US US10/707,803 patent/US7106131B2/en not_active Expired - Lifetime
- 2004-04-08 DE DE102004017497A patent/DE102004017497A1/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| JP4024200B2 (en) | 2007-12-19 |
| DE102004017497A1 (en) | 2004-11-25 |
| US20040201419A1 (en) | 2004-10-14 |
| US7106131B2 (en) | 2006-09-12 |
| TW200421705A (en) | 2004-10-16 |
| JP2004320712A (en) | 2004-11-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW586264B (en) | Amplifying circuit | |
| Minaei et al. | A new CMOS electronically tunable current conveyor and its application to current-mode filters | |
| Ramirez-Angulo et al. | A new family of very low-voltage analog circuits based on quasi-floating-gate transistors | |
| CN106130527A (en) | For driving the system and method for radio-frequency (RF) switch | |
| CN108847826B (en) | Stack type E-type power amplifier adopting dynamic bias network and application thereof | |
| Mehrpoo et al. | A cryogenic CMOS parametric amplifier | |
| Lo et al. | A Wide Tuning Range $ G_ {m} $–$ C $ Continuous-Time Analog Filter | |
| JP2011082617A (en) | Amplifier circuit and communication equipment | |
| Ayten et al. | Novel floating FDNR, inductor and capacitor simulator using CBTA | |
| Unuk et al. | A mixed-mode filter with DVCCs and grounded passive components only | |
| Moonmuang et al. | Voltage differencing buffered amplifier-based electronically tunable grounded capacitance multiplier | |
| US10382011B2 (en) | Grounded capacitance multipliers with electronic tuning possibility using single current feedback amplifier | |
| Kumngern et al. | Fully‐balanced four‐terminal floating nullor for ultra‐low voltage analogue filter design | |
| Soni et al. | Design of OTA based floating inductor | |
| Niranjan et al. | CMOS active inductor for low voltage and low power wireless applications | |
| Tangsrirat | Linearly tunable voltage differencing buffered amplifier | |
| TW587335B (en) | Method for reducing area in continuous-time filter for low frequency applications | |
| Tsividis et al. | Strange ways to use the MOSFET | |
| KHATEB et al. | Quadrature oscillator based on novel low-voltage ultra-low-power quasi-floating-gate DVCC | |
| TW200304272A (en) | Balanced gyrator and devices including the balanced gyrator | |
| US3518584A (en) | Gyrator circuit utilizing a plurality of cascaded pairs of insulated-gate,field effect transistors | |
| Bansal et al. | A QFGMOS-Based gm-Boosted and Adaptively Biased Two-Stage Amplifier Offering Very High Gain and High Bandwidth | |
| Al‐Absi | A novel compact and tunable positive and negative impedance simulator and multiplier | |
| Thomas et al. | A MIM-cap free digitally tunable NMOS Pi-network | |
| CN104009718B (en) | Active Balun circuit for broadband low detuning |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MK4A | Expiration of patent term of an invention patent |