TW200703428A - Stacked wafer structure and forming method thereof - Google Patents
Stacked wafer structure and forming method thereofInfo
- Publication number
- TW200703428A TW200703428A TW094122437A TW94122437A TW200703428A TW 200703428 A TW200703428 A TW 200703428A TW 094122437 A TW094122437 A TW 094122437A TW 94122437 A TW94122437 A TW 94122437A TW 200703428 A TW200703428 A TW 200703428A
- Authority
- TW
- Taiwan
- Prior art keywords
- wafer structure
- stacked wafer
- forming method
- stacked
- wafer
- Prior art date
Links
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A stacked wafer structure and the forming method thereof. A second wafer includes a second redistribution layer (RDL) that located on a first wafer having a first redistribution layer. Then, the stack wafer structure is drilled by using laser drilling method to form a plurality of through holes within the stacked wafer structure. Next, the electric circuit of the stacked wafer structure is conducted by using electroplating the conductor to fill the plurality of through holes.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW94122437A TWI274373B (en) | 2005-07-01 | 2005-07-01 | Stacked wafer structure and forming method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW94122437A TWI274373B (en) | 2005-07-01 | 2005-07-01 | Stacked wafer structure and forming method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200703428A true TW200703428A (en) | 2007-01-16 |
TWI274373B TWI274373B (en) | 2007-02-21 |
Family
ID=38623141
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW94122437A TWI274373B (en) | 2005-07-01 | 2005-07-01 | Stacked wafer structure and forming method thereof |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI274373B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI479637B (en) * | 2007-07-20 | 2015-04-01 | Shinko Electric Ind Co | Semiconductor apparatus and manufacturing method thereof |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101615990B1 (en) * | 2008-09-18 | 2016-04-28 | 고쿠리츠다이가쿠호우진 도쿄다이가쿠 | Method for manufacturing semiconductor device |
-
2005
- 2005-07-01 TW TW94122437A patent/TWI274373B/en active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI479637B (en) * | 2007-07-20 | 2015-04-01 | Shinko Electric Ind Co | Semiconductor apparatus and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
TWI274373B (en) | 2007-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200739815A (en) | Dummy vias for damascene process | |
TW200618253A (en) | Methods and apparatuses for providing stacked-die devices | |
SG151167A1 (en) | Semiconductor die with through-hole via on saw streets and through-hole via in active area of die | |
TW200507197A (en) | Multi-chip package and process for forming the same | |
TW200701436A (en) | Semiconductor integrated circuit including a power supply, semiconductor system including a semiconductor integrated circuit, and method of forming a semiconductor integrated circuit | |
SG121705A1 (en) | Semiconductor package | |
SG139594A1 (en) | Microelectronic devices and methods for manufacturing microelectronic devices | |
TW200608557A (en) | Stacked semiconductor device | |
SG157351A1 (en) | Hybrid conductive vias including small dimension active surface ends and larger dimension back side ends, semiconductor devices including the same, and associated methods | |
TW200603386A (en) | Interconnect structure with aluminum core | |
TW200640325A (en) | Wiring board manufacturing method | |
TW200711018A (en) | Microfeature assemblies including interconnect structures and methods for forming such interconnect structures | |
WO2008122889A3 (en) | Front-end processed wafer having through-chip connections | |
TW200512799A (en) | Method for programming a routing layout design through one via layer | |
TW200618233A (en) | Connecting substrate, connecting structure, connection method and electronic apparatus | |
WO2009057419A1 (en) | Method for forming circuit | |
WO2009071982A3 (en) | Under bump routing layer method and apparatus | |
TW200610074A (en) | Semiconductor electrical connecting structure and method for fabricating the same | |
TW200627653A (en) | Interconnection structure through passive component | |
WO2012082956A3 (en) | Methods for metal plating and related devices | |
TW200725859A (en) | Structure and method for packaging a chip | |
TW200715525A (en) | Semiconductor integrated circuit device and method for manufacturing same | |
TW200610466A (en) | Method for fabricating conductive bumps of a circuit board | |
TW200703428A (en) | Stacked wafer structure and forming method thereof | |
SG149711A1 (en) | A method for electrical interconnection and an interconnection structure |