SU1503031A1 - Device for checking digital units - Google Patents

Abstract

The invention relates to a control and measuring technique and can be used in the control of digital blocks. The purpose of the invention is to increase the reliability of control by detecting the arrival of a pulse signal during the entire control clock signal. The device contains the threshold blocks 1 and 2, the block of the task of the clock, the elements And 4, 13, 14, 15, 16, 18, 21, 22 and 24, the counter 5, the triggers 6, 7, 8, 9, 17 and 19, the elements AND-NOT 11, 12, 20, and 23, indicator 25, inputs 26, 27, and 28. The device operates in a static mode, in which the monitoring of static logical states and a dynamic mode takes place, in which, through the block 3, the clock is set to the counter 5 the number of the clock signal input device 28. After counting the required number of clock cycles, the trigger 10 is set by prohibiting the change of the state of the counter 5. The indicator 25 displays either the value of a logic signal or a conditional image of a differential or pulse, if they occur inside the controlled clock cycle. 3 il.

Description

2B

(L

ate

00

3150303

clock signal The device contains a threshold of new blocks 1 and 2, block 3 task tact, elements And 4,13,14,15, 16,18,21,22 and 24, counter 5, triggers 6,7,8,9,17 and 19, elements AND-NOT 11,12,20 and 23, indicator 25, inputs 26,27 and 28. The device operates in a static mode, in which the control of static LOGICAL states takes place and in a dynamic mode, in which through block 3 tasks

14

The clock in counter 5 is set to the clock number input to the device 28. After counting the required number of ticks, the trigger 10 is set by prohibiting the change of the state of the counter 5. The indicator 25 displays either the value of a logical signal or a conditional Image of a differential or pulse, if they occur inside the controlled tick. 3 il.

The invention relates to instrumentation and can be used in the control of digital units.

The aim of the invention is to increase the reliability of the control by detecting the switching of the pulse signal during the control clock pulse.

1 shows a functional diagram of the device; figure 2 - timing charts of the elements of the device; FIG. 3 shows a table of controlled input 1P.1x signals and the corresponding mnemonic of symbols on the indicator.

The device contains the first 1 and second 2 thresholds (servo blocks, block 3 setting the cycle, first element 4, counter 5, first to fifth triggers 6–10, first 11 and second 12 elements AND — H, second 13, third 14, fourth 15 and pi 6 16 elements AND, sixth trigger 17, sixth element AND 18, seventh trigger 19, third AND-NO element 0, seventh 21 and eighth 22 And elements, quarter 1 AND-NOT element 23, ninth AND element 24, indicator 25, first 26, second 27 and third 28 inputs.,

The first device 26 is connected to the inputs of the first 1 and second 2 threshold units. The output of the first threshold unit 1 is connected to the sync switches of the second 7 and seventh 19 flip-flops, with the information input of the first trigger bis the first input of the first AND-11 element. The output of the second threshold unit 2 is connected to the sync inputs of the third 8 and sixth 17 flip-flops , with the informational input of the fourth trigger of the Ghera 9 and with the first input of the second:) AND-NOT 12, Second element 1) Turn 27 of the experiment is connected to S-) ixo5

0

0

5 0 5

Q 5

home of the p flip-flop 10, the synchronous input of the counter 5 and with the inputs of zeroing the first 6, second 7, third 8 and fourth 9 triggers. The output of the block 3 task tact is connected to. information input of the counter 5, the output of which is connected to the synchronous inputs of the first 6, fourth 9 and fifth of 10 flip-flops, with the information inputs of the second 7 and third 8 flip-flops and with the second inputs of the second 13 and third 14 elements I. The third input 28 of the device is connected to the second the input of the first element 4, the first input of which is connected to the output of the fifth trigger 10 and the seventh input of the indicator 25. The inverse output of the fifth trigger 10 is connected to the information input of the fifth trigger 10. The output of the first element 4 is connected to the input of the subtraction account 5. Inverse output. The first trigger 6 is connected to the first input of the fifth element AND 16, the second input of which is connected to the output of the first element AND-NOT 11. The direct output of the second trigger 7 is connected to the first inputs of the second element And 13, the third element AND - NO 20 and zeroing input of the sixth trigger 17. The inverse output of the second trigger 7 is connected to the first input of the sixth element AND 18, the second input of which is connected to the inverse output of the third trigger 8. The direct output of the third trigger 8 is connected to the first inputs of the third element And 14 fourth i u The I-NO 23 element and with the zeroing input of the seventh trigger 19. The output of the second element I 13 is connected to the information input of the sixth trigger 17, the inverse output of which is connected to the first inputs of the seventh 21 and eighth 22 elements I. The output of the third element I 14 is connected to the information input the seventh trigger 19, the inverse output of which is connected to the second input of the seventh element And 21 and the first input of the ninth element And 24. The output of the sixth: Lemental And 18 is connected to the second nxti / iaMH of the first 11 and second to the second 12 elements AND-ИЕЕ and the first input of the indicator 25 .T The secondary element IS-I-20 is connected to the BT port 1 input of the eighth element I 22, the output of which is connected to the fifth input of the indicator 2S. The output of the fifth element And 16 is connected to the second inlet D1) m of indicator 25, the third input of KOTopi jo is connected to the output of the fourth part of And 15. The output of the seventh element of And 21 is connected to the second inputs of the third 20 and fourth 23 g of the elements NAND and c the fourth input of the indicator 25. The output of the fourth element AND-NOT 23 is connected to the second input of the ninth element And 24, the output of which is connected to the sixth input of the indicator 25.

The purpose of the elements of the device is as follows. Threshold blocks 1 and 2 serve to fix the potentials corresponding to logic levels. So, if logical 1 goes to device 26, then the first threshold unit 1 is triggered, and if logical 26 is input to 26, then second threshold unit 2 is activated. If input 26 is more than logical 0 and less than logical 1, then threshold blocks 1 and 2 do not work and there are zero potentials at their outputs. The cycle setting unit 3 is used to form the code of the cycle number, in which the potential change will be monitored on the first input 26 Element I 4, the counter 5 and the fifth trigger 10 serve to select the nth monitored cycle n: j of the clock pulse sequence input 28. Triggers 6,7,8,9, 17 and 19, elements And 13,14,15,18,21, 22 and 24, elements AND-NOT 11,12,20 and 23 serve to fix all situations of potential change at input 26 during the reference clock interval. The indicator 25 highlights the recorded situations.

The device works in the following way.

In static), the control of the logical values of the controlled vy1 / ich t1IsBr | og about brilliance.

0

five

0

five

0

five

0

five

0

five

In the initial state, all the triggers of the device are in the initial state, in which they are set by applying a negative pulse to the second input 27 of the device. The first device input 26 is connected to a monitored terminal of the adjustable device. If the controlled output has the potential of logical 1, then the first threshold is triggered ({block 1, at the output of which appears potent 1, which is fed to the first input of the first AND-NOT 11 element. also a single drift of the output from the sixth element I 18, since the inverse outputs of the second 7 and third 8 flip-flops receive unit potentials at the inputs of the sixth element And 18. The first element IS-NOT 11 is activated and at its output a zero potential is set comes in second the input of the fifth element AND 16, at the output of the latter, a zero potential is established, which causes the display of the indicator segment - (Fig. 3, no. 1).

If the controlled output has a potential of logical O, then the second threshold unit 2 is triggered, at the output of which potential 1 appears, which is fed to the first input of the second AND-NO element 12. The second input of the AND-NOT 12 element also receives a single potential the output of the sixth element AND 18. The second element AND-NOT 12 is triggered and at its output a zero potential is established, which is fed to the second input of the fourth element 15, the zero potential is established at the output of the last one, which causes the indication segment to flash. ora - (fig.Z, № 2).

If the voltage on the KOHTpoJUipyeMoM output is greater than the value of the logical O and less than the logical 1, then the threshold blocks 1 and 2 are triggered and the ready segments of the indicator 25 are not highlighted.

When monitoring the logic values of a signal of a digital adjustable device that is in a dynamic mode, it is tested; and. l from the value of the potential and its i.1oiie at the first input 26 ycrpoiicTHa in any selected control program tact. For

This, in block 3, the instructions for the clock dial the direct code (p-1) of the clock pulse, after which it is necessary to determine the potential and its change, the first input 26 of the device is connected to the monitored block, the second input 27 to the start bus of the adjustable device, and input 28k to the generator of clock pulses of regulation 1. Zero potential from inverse

device

After that, the monitored block is reset, which causes the appearance of a negative and ... pulse: at the second input 27 of the device (Fig. 2 g), according to which the triggers 6,7,8,9,17 and 19 are set to zero state, and the fifth trigger 10 - in a single state. On the leading edge of the signal from input 27, the code of the number of the controlled clock from the output of the block 3 sets the clock to the counter 5 is counted. After the signal at the input 27 from the adjustable device appears, the clock pulses go to the third input 28, in sync with which The program of operation of the adjustable device. The clock pulses pass through the first element I 4 to the subtracting input of counter 5, since from the direct output of the fifth trigger 10 the unit potential does not flow to the first input of the first element 4.

Depending on the shape of the drive on the controlled output of the digital unit, the following work options are possible.

1. At the input 26 during the controlled tact there is a single potential. It triggers a threshold block 1 (fig.2a), the unit potential from the output of which through the elements AND-NOT 11 and 16 causes an indication of the segment -. Since the leading edge of the trigger pulse at the input of the 27th fifth trigger 10 is set to one, the subtractive pulses enter the input of the counter 5 until the number of clock pulses becomes equal to the previously set code in block 3 of the clock job. Upon reaching the set number of pulses at the output of the Loan of the counter 5, a positive pulse appears (Figure 2d). The appearance of a pulse at the output of the counting device 5 means that the second input 27 of the device receives a clock pulse, in which it is necessary to determine the waveform,

arriving at the first input 26 of the device. On the leading edge () of the signal from the output of the counter 5, the first trigger 6 is set to one (Fig. 2g), since at the information input of the first trigger 6 there is a single potential from the output of the first threshold block

0

five

0

five

0

five

0

five

the output of the first trigger 6 is fed to the first input of the fifth element And 16, which corresponds to the memorization of the initial unit potential from the stroke 26 of the device. The indicator segment 25 is illuminated. On the falling edge () of the signal from the Ripsode Counter Counter 5, the fifth trigger 10 is switched to the zero state, which prohibits further receipt of the clock pulses to the subtracting input of the counter 5 through the first And 4 element. highlighting of the corresponding segment until the next pulse at input 27. 2. At input 26 during the controlled cycle there is a zero potential. The threshold unit 2 (fig.2b) works, the unit potential from the output of which through the I-HP 12 and I 15 element causes an indication of the segment -. Subtracting lsl € e pulses arrive at input 5 of the sensor 5 until the number of clock pulses is equal to the previously set code in block 3 of the clock job. Upon reaching this number, a positive impulse appears at the output of the Loan of counter 5 (Figure 2d). On the leading edge () of the signal from the output of counter 5, the fourth trigger 9 is set to one (Fig. 2h), since from the output of the second threshold unit 2, the information input of the fourth trigger 9 receives a single potential. Essentially, on the trigger 9, the initial potential was memorized at the input 26 of the device. Zero potential and inverse output of the fourth trigger 9 is fed to the first input of the fourth element And 15 and further along the third input of the indicator 25 to the corresponding segment -. On the falling edge (1) of the signal from the output of Counter 5, the fifth trigger 10 is switched to the zero state, according to which the clock pulses are prevented from entering the subtracting input of counter 5 through the 4 element 4. The flashing of the corresponding segment H11 fnk1tr 25 is saved until it arrives the next impulse of course 27.

3. At the input 26 of the device there is a change of potency 1a from logical 1 to logical revolving clock. In the initial state

4, On them (1de 26, the first round will occur cmt-on PChmshl from the lot (from O to logical 1 during the repetitive beat. In the initial state at the input 26 of the device of zero potential, the second threshold unit 2 is triggered, and on indicator 25, the segment is raised.

Oh in Kong leaks- On the leading edge of the pulse

Research institutes on an entrance 26 edtnichny potential, an exit of the counter 5

from the output of counter 5, a fourth quad trigger 9 is established in a single pillar with a socket so that the zero potential from its intrrnog comes in a black element And 15 fia of the third; ; the indicator is 25. This ensures that the luminescence from (corresponding to the segment before arrival next): r - o pulse at the xy input during the controlled beat (n) at input 26 switches the signal from the logical O nl lgical 1, then at the output of the second Horn block 2 is set to zero potential, and at the output of the first threshold block 1 - unit1 potential. On the leading edge (0 - 1) of the signal from the output of the first threshold unit 1, the second trigger is set to one state (Fig. 2k). Zero 10y potential with second inverse output trigger 7 is fed through the sixth element I 18 to the first input of the indicator 25. The unit potential of the direct output of the second trigger 7 is fed to the first input of the third element AND –NE 20, the second input of which receives the single potential from the output of the seventh element I 21 (triggers 17 and 19 in the zero state.) At the output of the third element AND-Hp; 20, a zero potential is set which is supplied through the eighth element I 22 to the fifth input of the indicator 25. The input of zero potentials to the first, the third and n - tmn inputs of the indicator 25 you are sparkling of the corresponding segments of it J. At the trailing edge of the measure being monitored, pulses are received at the subtracting input of the counter 5.

at the same time, the first threshold block 15 is triggered, and on the m-ikatopn zags segment -. augment the front of the impulse Loan from the expiration of the counter and the first trigger 6 is set to a single state so that the n is the left potential from its invG () C, but the output goes through 16 to g The second input of the indicator is 5. This ensures that the corresponding segment is illuminated before the next pulse arrives at input 27. If during the controlled cycle (n) at input 26, switching 1: the signal from logical 1 to logical O occurs, then at the output of the first threshold unit 1 a zero gene1-gall is established, and at the output of the second block 2 - one potential potential. On the front of it, the front (O-- “) of the signal from the output of the threshold unit 2, the third flip-flop 8 is set into the absolute state (FIG. 2 and). The zero potential from the inverse output of the trigger 8 goes through the sixth element I 13 to the first input of the indicator 23, The unit potential from the direct output of the third trigger 8 goes to the first input of the fourth element IS-NOT 23, the second input of which receives the single potential from the output of the seventh element And 21 (the sixth and seventh triggers 17 and 19 are in the zero state) At the output of the fourth element, AND-NE 23, a zero potential appears, which flows through the ninth element AND 2D at the sixth input of the indicator 25, Zero potential on the first first, second and sixth outputs flashing indicator 25 vyztaet soot- vegstvuyuschggh its segments ", and indicating inemon.ika easily identified with vhodnach signal. Back: signal / front of the counter of the counter 5, the transition of the transducer of the first trigger 1) a 10, and the flow of pulses to the subtracting nx (j; r. Of the counter 5) stops.

4, On them (1de 26, the first error occurs :) cmt-on-ptc from the lot (from O to logical 1 during the monitored cycle. In the initial state, at the input 26 of the device is zero potential, while the second threshold unit 2 is activated, and on the indicator 25, a segment is outlined.

 counter output 5

15

20

25

35 40 45

50

five

from the output of counter 5, the fourth trigger 9 is established in the single-gage box so that the zero potential from its intrcnog enters through the third 15 And fia element; ; the input of the indicator 25. This ensures the emission from the co (corresponding to its segment before the next 1 c: r-o pulse arrives at input 27. If during the controlled cycle (n) at input 26 the signal is switched from logical O nl logical 1, then at the output of the second threshold unit 2, a zero potential is established, and at the output of the first porous block 1 - a unit potential, On the leading edge (0 - 1) of the signal from the output of the first threshold unit 1, the second trigger is set to one state (FIG. 2k). potential with inverse the output of the second trigger 7 enters through the sixth element I 18 to the first input of the indicator 25. The unit potential from the direct output of the second trigger 7 enters the first input of the third element AND-NOT 20, the second input of which receives the single potential from the output of the seventh element AND 21 (triggers 17 and 19 in the zero state). At the output of the third I-Hp element; 20, a zero potential is set, which flows through the eighth element I 22 to the fifth input of the indicator 25. The input of zero potentials to the first one, the third and n - mn indicator inputs 25 the corresponding segments J flash up. On the falling edge of the monitored beat, pulses are blocked at the subtractive input of the counter 5.

5. At the input 26 of the device, a positive impulse was received during the controlled stroke. Similarly, as in case A, the sequential installation of the fourth trigger 9 and the second trigger 7 into the unit state occurs first, and the symbol G is displayed. If before the end

I 15

impulse from the output of the Loop of the counter 5 receives a negative differential pulse at the input 26 of the device, then the second threshold unit 2 is triggered. By a positive differential () of the signal from the output of the second threshold unit 2, the third trigger 8 and the sixth trigger 17 are set to one (Fig. 2 i, l). At the same time, the zero potential from the inverse output of the trigger 17 goes to the first inputs of the seventh 21 and eighth 22 I elements, from the outputs of which the zero potentials flow to the second inputs of the third 20, fourth 23 I-NC elements, the fourth input of the indicator 25 and 5 the input of the indicator 25. As a result, the symbol G1 is highlighted, and the flashing of the remaining segments of the indicator 25 is blocked. On the falling edge of the monitored clock cycle, further receipt of clock pulses is blocked. On the readout (the input of the counter 5, since the fifth trigger 10 is set to the zero state,

, 6. On the device 26, a negative impulse was received during the control of the polished clock. Similarly, as in case 3, first occurs after; t, the installation in the unit of the first 6 and the third 8 is three heras (phi1 .2, and), and the symbol T- appears. of the impulse from the impulse Loan of the counter i g Golo) positive difference (O - «- 1) of the impulse 1 and the output 26 of the device, then the first threshold) block 1 is triggered by the signal of the signal (O - 1) from the output of the first threshold block 1, the second 7 and 19 triggers are set to one (Fig. 2k, m). At zero potential from the inverse trigger 19 enters through the first input of the ninth element AND 24 to the sixth input of the indicator 25 and to the second seventh element of the AND 2 Bullet: The filter from the output of the seventh element i 21 enters the second entrance of the third 20, fourth 23 and The PR and the fourth input of the indicator 25. In the RESULTS, the symbol 1-J is highlighted, the display of the remaining ctM-MOMTOB indicator 25 is blocked. Oil,; ibpoirry controlled by him /;.1on-cr e1h; Farther Hype

12

5 0 5

0, Q., 0

five

clock pulses on the subtracting input of the counter 5.

Claims (1)

Invention Formula A device for controlling digital blocks containing the first and second threshold blocks whose inputs are connected to the first input of the device, a counter, a clock job block whose outputs are connected to the information input of the counter, the first element And, first, second, third, fourth and fifth triggers indicator, the output of the first threshold unit is connected to the information input of the first trigger, the output of the second threshold unit is connected to the information input of the fourth trigger, the second input of the device is connected to the synchronous input counter , S-input of the fifth trigger and zeroing inputs of the first, second, third and fourth triggers, the output of the counter is connected to the synchronous inputs of the first, fourth and fifth triggers, the direct output of the fifth trigger is And the inverse output of the fifth the trigger is connected to its information input, the third input of the device is connected to the second input of the first element I, the output of which is connected to the counter subtraction input, characterized in that, in order to increase the reliability of control by detecting the switch and the pulse signal during the control clock pulse, the first, second, third and fourth elements are entered into it — AND – NOT elements, the second, third, fourth, fifth, sixth, seventh, eighth and ninth elements AND, the sixth and seventh triggers, and the output of the first threshold unit is connected to the synchronous inputs of the second and seventh flip-flops and the first input of the first NAND element, the output of the second threshold unit is connected to the sync third, sixth triggers and the first input of the second NAND element, the inverse output of the first trigger is connected to the first one One of the fifth element And, the second input of which is connected to the output of the first AND-NOT element, the direct output of the second trigger is connected to the first inputs of the second element And, the third element H-FIE and the zeroing input of the sixth trigger, the inverse output of the last And, the inverse output of the second trigger is connected to the first input of the sixth element And, the second input of which is connected to the inverse output of the third trigger, the direct output of which is connected to the first inputs of the third element G And, the fourth el the AND-NOT element and the zeroing input of the seventh trigger, the inverse output of the latter is connected to the second input of the seventh element AND and the first input of the fourth element AND, the output of the Counter is connected to the information inputs of the second, third of its triggers and to the second inputs of the second and third elements AND , the output of the second element And is connected to the information input of the sixth trigger, the output of the third element And is connected to the information input of the seventh trigger, the inverse output of the fourth trigger is connected to the first input of the fourth And element, the second input of which is connected to the output of the second element AND-NOT, the output of the sixth element AND is connected to the second input of the indicator, the output of the fifth element AND is connected to the second input of the indicator, the third the input of which is connected to the clock of the fourth And element, the output of the seventh And element is connected to the second inputs of the third, fourth And elements and to the fourth input of the incator, the output of the third element 5 H-HF. connected to the second input of the eighth element I, the output of which is connected to the fifth input of the indicator, the output of the fourth element AND – NOT connected to the second input of the ninth element I, 0 whose output is connected to the sixth input of the indicator, the seventh input of which is connected to the direct output n addition trigger. FIG. 2 Forna posfpanschey signal by ffxodi / 26 QmHOct mejibHO n-th clock 1 mpl1 sy M  26 - constant 1 / per 8enb / year Input 26 - rtocmo HHb / u Oh 1 - the den of tgeln /}   shifting - noAO umsAbHtf / i impulse. b  negative impulse P. fig.Z HHfftff (a (4t / A jn. Ij.