[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

KR970066907A - Data transmission device - Google Patents

Data transmission device Download PDF

Info

Publication number
KR970066907A
KR970066907A KR1019960008379A KR19960008379A KR970066907A KR 970066907 A KR970066907 A KR 970066907A KR 1019960008379 A KR1019960008379 A KR 1019960008379A KR 19960008379 A KR19960008379 A KR 19960008379A KR 970066907 A KR970066907 A KR 970066907A
Authority
KR
South Korea
Prior art keywords
out latch
data
detection circuit
transition detection
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1019960008379A
Other languages
Korean (ko)
Inventor
배종곤
Original Assignee
문정환
Lg 반도체주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, Lg 반도체주식회사 filed Critical 문정환
Priority to KR1019960008379A priority Critical patent/KR970066907A/en
Publication of KR970066907A publication Critical patent/KR970066907A/en
Ceased legal-status Critical Current

Links

Landscapes

  • Information Transfer Systems (AREA)

Abstract

본 발명의 데이타 전송장치는, 외부에서 인가되는 클럭 신호의 천이상태 또는 레벨을 검출하기 위한 천이감지 회로부와, 상기 천이 감지 회로부의 출력에 따라 데이타를 선입선출래치에 쓰거나, 상기 선입선출래치에 쓰여진 데이타를 읽어들이도록 제어하기 위한 제어기와, 상기 제어기의 제어신호에 따라 연속해서 읽거나 쓸수 있는 래치의 갯수를 나타내기 위한 상태 레지스터와, 상기 제어기의 제어신호에 따라 외부의 라이트 신호를 저장하거나 저장한 데이타를 외부에 리드 데이타로 내보내기 위한 선입선출래치를 포함하여 구성되며, 선입선출 래치에 연속 쓰기 동작 및 연속 읽기 동작시 클록신호의 천이상태를 이용하여 각각의 쓰기 동작 및 읽기 동작을 구분함으로써 데이타 처리시간을 단축시킬 수 있는 효과가 있다.The data transfer apparatus of the present invention includes a transition detection circuit section for detecting a transition state or a level of a clock signal applied from the outside, and a control circuit for writing data to the first-in-first-out latch in accordance with the output of the transition detection circuit section, A status register for indicating the number of latches that can be continuously read or written according to a control signal of the controller; and a status register for storing or storing an external write signal in accordance with the control signal of the controller And a first-in first-out latch for externally outputting one data to the read data. In the first-in first-out latch, the write operation and the read operation are distinguished by using the transition state of the clock signal in the continuous write operation and the continuous read operation, The processing time can be shortened.

Description

데이타 전송장치Data transmission device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.

제5도는 본 발명에 의한 데이타 전송장치로서, 호스트 프로세서와 주변장치간의 데이타 전송을 위한 연결을 도시한 것이며, 제6도는 제5도 주변장치 내부의 선입선출버퍼부의 제1실시예의 구성을 도시한 것이며, 제7도는 제5도의 호스트 프로세서가 제6도의 주변장치의 선입선출버퍼부중 선입선출버퍼에 연속적으로 데이타를 쓸때의 타이밍을 도시한 것이다.FIG. 5 is a data transmission apparatus according to the present invention, which shows a connection for data transmission between a host processor and a peripheral device. FIG. 6 shows a configuration of a first-in first- FIG. 7 shows the timing when the host processor of FIG. 5 continuously writes data to the first-in first-out buffer sub-first-in-first-out buffer of the peripheral device of FIG.

Claims (2)

외부에서 인가되는 클럭 신호의 천이상태 또는 레벨을 검출하기 위한 천이감지 회로부와, 외부의 라이트 신호를 저장하거나 저장한 데이타를 외부에 리드 데이타로 내보내기 위한 선입선출래치와, 상기 천이 감지 회로부의 출력에 따라 데이타를 상기 선입선출래치에 쓰거나, 상기 선입선출래치에 쓰여진 데이타를 읽어들이도록 제어하기 위한 제어기와, 상기 제어기의 제어신호에 따라 연속해서 데이타를 쓰거나 읽을 수 있는 래치의 갯수를 나타내기 위한 상태 레지스터를 포함하여 구성된 것을 특징으로 하는 데이타 전송장치.A transition detection circuit section for detecting a transition state or a level of a clock signal applied from the outside, a first-in-first-out latch for externally outputting data stored or stored in an external write signal to the output of the transition detection circuit section, A latch for latching data to be written into the first-in-first-out latch or a first-in-first-out latch for reading data written in the first-in-first-out latch; And a register. 제1항에 있어서, 상기 제어기는 연속 읽기 동작시 상기 천이감지 회로부의 출력을 입력으로 하여 각각의 읽기 동작을 구분하기 위한 클럭신호를 제공할 수 있도록 구성된 것을 특징으로 하는 데이타 전송장치.The data transmission apparatus of claim 1, wherein the controller is configured to provide a clock signal for distinguishing each read operation from an output of the transition detection circuit unit during a continuous read operation. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: It is disclosed by the contents of the first application.
KR1019960008379A 1996-03-26 1996-03-26 Data transmission device Ceased KR970066907A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960008379A KR970066907A (en) 1996-03-26 1996-03-26 Data transmission device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960008379A KR970066907A (en) 1996-03-26 1996-03-26 Data transmission device

Publications (1)

Publication Number Publication Date
KR970066907A true KR970066907A (en) 1997-10-13

Family

ID=66216516

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960008379A Ceased KR970066907A (en) 1996-03-26 1996-03-26 Data transmission device

Country Status (1)

Country Link
KR (1) KR970066907A (en)

Similar Documents

Publication Publication Date Title
US5587953A (en) First-in-first-out buffer memory
KR960025719A (en) First-in, first-out buffer with adjustable depth and width
KR950013041A (en) Multi-stage first-in, first-out buffer controller
KR840006851A (en) Automatic data processing circuit
KR920004946A (en) VGA input / output port access circuit
KR960008829A (en) Device attachable to memory, first-in, first-out memory and instrument control method
KR970066907A (en) Data transmission device
KR880013076A (en) Micro computer
KR930001217A (en) Semiconductor memory
KR900013514A (en) Program memory buffer for the processor
KR940012155A (en) Common device access device
KR960032662A (en) Synchronous / Asynchronous Bus Interface
KR960025080A (en) Serial interface I / O device with first in, first out
KR900003527Y1 (en) Dma circuit for ic used in data transmission and receiving
KR920007777Y1 (en) Memory access unit
KR960042441A (en) ID interface device
KR970076804A (en) Improved first-in, first-out buffer
KR930004843A (en) V A's First In First Out Circuit
KR920000069A (en) Memory IC with Parallel and Serial Output Conversion
KR910017291A (en) Old Data Processing Circuit
KR960015242A (en) Input and output device of memory board
KR950024080A (en) Cache Data Transmitter in Multiprocessor System
KR970049590A (en) Memory read and write control device
KR920018569A (en) Interface circuit for high speed transmission of image data
KR950009405A (en) External data input device using serial communication

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19960326

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19960326

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19980930

Patent event code: PE09021S01D

AMND Amendment
E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 19981128

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 19980930

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I

AMND Amendment
J201 Request for trial against refusal decision
PJ0201 Trial against decision of rejection

Patent event date: 19990104

Comment text: Request for Trial against Decision on Refusal

Patent event code: PJ02012R01D

Patent event date: 19981128

Comment text: Decision to Refuse Application

Patent event code: PJ02011S01I

Appeal kind category: Appeal against decision to decline refusal

Decision date: 19990805

Appeal identifier: 1999101000012

Request date: 19990104

PB0901 Examination by re-examination before a trial

Comment text: Amendment to Specification, etc.

Patent event date: 19990104

Patent event code: PB09011R02I

Comment text: Request for Trial against Decision on Refusal

Patent event date: 19990104

Patent event code: PB09011R01I

Comment text: Amendment to Specification, etc.

Patent event date: 19981113

Patent event code: PB09011R02I

B601 Maintenance of original decision after re-examination before a trial
PB0601 Maintenance of original decision after re-examination before a trial
J301 Trial decision

Free format text: TRIAL DECISION FOR APPEAL AGAINST DECISION TO DECLINE REFUSAL REQUESTED 19990104

Effective date: 19990805

PJ1301 Trial decision

Patent event code: PJ13011S01D

Patent event date: 19990807

Comment text: Trial Decision on Objection to Decision on Refusal

Appeal kind category: Appeal against decision to decline refusal

Request date: 19990104

Decision date: 19990805

Appeal identifier: 1999101000012