[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

KR970052233A - 메탈 콘택 형성방법 - Google Patents

메탈 콘택 형성방법 Download PDF

Info

Publication number
KR970052233A
KR970052233A KR1019950050454A KR19950050454A KR970052233A KR 970052233 A KR970052233 A KR 970052233A KR 1019950050454 A KR1019950050454 A KR 1019950050454A KR 19950050454 A KR19950050454 A KR 19950050454A KR 970052233 A KR970052233 A KR 970052233A
Authority
KR
South Korea
Prior art keywords
layer
depositing
titanium
metal contact
nitride layer
Prior art date
Application number
KR1019950050454A
Other languages
English (en)
Other versions
KR100220935B1 (ko
Inventor
김정태
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019950050454A priority Critical patent/KR100220935B1/ko
Priority to US08/764,218 priority patent/US5780356A/en
Publication of KR970052233A publication Critical patent/KR970052233A/ko
Application granted granted Critical
Publication of KR100220935B1 publication Critical patent/KR100220935B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76855—After-treatment introducing at least one additional element into the layer
    • H01L21/76856—After-treatment introducing at least one additional element into the layer by treatment in plasmas or gaseous environments, e.g. nitriding a refractory metal liner
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/2855—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by physical means, e.g. sputtering, evaporation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

본 발명은 반도체소자의 메탈 콘택 제조방법에 관한 것으로, 텅스텐 글루층으로 티타늄층을 증착하고 질소가스에 의한 후속 플라즈마 처리를 해줌으로써 티타늄층상부에 조밀한 티타늄나이드라이드층을 형성시켜서 후속 공정에서 텅스텐 증착가스인 WF6의 침입에 의한 하부층의 손상을 방지하는 것이다.

Description

메탈 콘택 형성방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도 및 제4도는 본 발명에 의해 메탈 콘택을 형성하는 것을 도시한 단면도.

Claims (2)

  1. 실리콘기판 상부에 절연층을 증착하고, 상기 절연층의 일정부분을 식각하여 콘택홀을 형성하는 공정과, 상기 절연층의 표면과 콘택홀의 표면에 티타늄층을 증착하고, 그 상부에 CVD 방법으로 티타늄 나이트라이드층을 증착하는 공정과, 상기 콘택홀의 티타늄 나이트라이드층 상부에 텅스텐층을 채우고, 그 상부면에 알루미늄층을 증착하는 공정으로 이루어지는 메탈 콘택 형성 방법에 있어서, 상기 티타늄층을 증착한 다음, 질소가스에 의한 플라즈마처리를 실시하여 조밀한 티타늄 나이트라이드층을 형성한 후, 그 상부에 CVD 방법으로 티타늄 나이트라이드층을 증착하는 것을 특징으로 하는 메탈 콘택 형성방법.
  2. 제1항에 있어서, 상기 질소가스에 의해 플라즈마 처리를 할때 질소 가스 유량은 100-700sccm, 압력은 0.3-15torr, 처리 온도는 100-700℃, RF(Radio Frequenc) 파우어는 100-1000W로 설정하는 것을 특징으로 하는 메탈 콘택 형성방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950050454A 1995-12-15 1995-12-15 메탈 콘택 형성방법 KR100220935B1 (ko)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1019950050454A KR100220935B1 (ko) 1995-12-15 1995-12-15 메탈 콘택 형성방법
US08/764,218 US5780356A (en) 1995-12-15 1996-12-13 Method for forming metal wire of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950050454A KR100220935B1 (ko) 1995-12-15 1995-12-15 메탈 콘택 형성방법

Publications (2)

Publication Number Publication Date
KR970052233A true KR970052233A (ko) 1997-07-29
KR100220935B1 KR100220935B1 (ko) 1999-09-15

Family

ID=19440447

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950050454A KR100220935B1 (ko) 1995-12-15 1995-12-15 메탈 콘택 형성방법

Country Status (2)

Country Link
US (1) US5780356A (ko)
KR (1) KR100220935B1 (ko)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100338102B1 (ko) * 1999-06-25 2002-05-24 박종섭 반도체 소자의 구리 배선 형성 방법
KR100458465B1 (ko) * 1997-12-30 2005-04-06 주식회사 하이닉스반도체 반도체소자의비트라인형성방법

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100225946B1 (ko) * 1996-06-27 1999-10-15 김영환 반도체 소자의 금속 배선 형성방법
JP3050152B2 (ja) * 1997-01-23 2000-06-12 日本電気株式会社 半導体装置の製造方法
US5895267A (en) 1997-07-09 1999-04-20 Lsi Logic Corporation Method to obtain a low resistivity and conformity chemical vapor deposition titanium film
JPH1187653A (ja) 1997-09-09 1999-03-30 Fujitsu Ltd 半導体装置およびその製造方法
US5972179A (en) * 1997-09-30 1999-10-26 Lucent Technologies Inc. Silicon IC contacts using composite TiN barrier layer
US6054768A (en) * 1997-10-02 2000-04-25 Micron Technology, Inc. Metal fill by treatment of mobility layers
KR100273989B1 (ko) * 1997-11-25 2001-01-15 윤종용 반도체장치의콘택형성방법
US6022800A (en) * 1998-04-29 2000-02-08 Worldwide Semiconductor Manufacturing Corporation Method of forming barrier layer for tungsten plugs in interlayer dielectrics
US6136691A (en) * 1998-05-26 2000-10-24 Taiwan Semiconductor Manufacturing Corporation In situ plasma clean for tungsten etching back
US5990004A (en) * 1998-07-15 1999-11-23 United Microelectronics Corp. Method for forming a tungsten plug and a barrier layer in a contact of high aspect ratio
TW477004B (en) * 1998-10-12 2002-02-21 United Microelectronics Corp Method to prevent dopant diffusion in dual-gate
US6146993A (en) * 1998-11-23 2000-11-14 Advanced Micro Devices, Inc. Method for forming in-situ implanted semiconductor barrier layers
US6333261B1 (en) * 2000-06-01 2001-12-25 United Microelectronics Corp. Method for preventing aluminum intrusions
US6177341B1 (en) * 2000-06-15 2001-01-23 Vanguard International Semiconductor Corporation Method for forming interconnections in semiconductor devices
US6569751B1 (en) * 2000-07-17 2003-05-27 Lsi Logic Corporation Low via resistance system
KR100344836B1 (ko) * 2000-07-22 2002-07-20 주식회사 하이닉스반도체 반도체 소자의 금속 박막 및 그의 형성 방법
KR100415542B1 (ko) * 2001-06-28 2004-01-24 주식회사 하이닉스반도체 반도체 소자의 콘택 형성 방법
KR100425581B1 (ko) * 2001-09-13 2004-04-03 한국전자통신연구원 선택적 질화 방식을 이용하여, 홀에 잘 매립된 금속배선층을 갖는 반도체 소자 및 그 제조방법
US7169704B2 (en) * 2002-06-21 2007-01-30 Samsung Electronics Co., Ltd. Method of cleaning a surface of a water in connection with forming a barrier layer of a semiconductor device
KR100519642B1 (ko) * 2003-12-31 2005-10-07 동부아남반도체 주식회사 반도체 소자 형성 방법
US8308053B2 (en) * 2005-08-31 2012-11-13 Micron Technology, Inc. Microfeature workpieces having alloyed conductive structures, and associated methods
US7294579B1 (en) * 2006-05-18 2007-11-13 Chunghwa Picture Tubes, Ltd. Method for forming contact opening
JP2010178867A (ja) * 2009-02-05 2010-08-19 Fujifilm Corp 放射線撮影用ネットワークシステム及び放射線画像撮影システム制御方法
CN112652607B (zh) * 2020-12-09 2023-08-18 中国科学院微电子研究所 金属互连结构、半导体器件及提高扩散阻挡层性能的方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62283625A (ja) * 1986-06-02 1987-12-09 Fujitsu Ltd 半導体装置の電極の製造方法
US5162262A (en) * 1989-03-14 1992-11-10 Mitsubishi Denki Kabushiki Kaisha Multi-layered interconnection structure for a semiconductor device and manufactured method thereof
US5478780A (en) * 1990-03-30 1995-12-26 Siemens Aktiengesellschaft Method and apparatus for producing conductive layers or structures for VLSI circuits
US5227334A (en) * 1991-10-31 1993-07-13 Micron Technology, Inc. LPCVD process for depositing titanium nitride (tin) films and silicon substrates produced thereby
WO1993011569A1 (en) * 1991-12-03 1993-06-10 Nippondenso Co., Ltd. Magnetoresistant element and manufacturing process thereof
KR960016231B1 (en) * 1993-09-15 1996-12-07 Hyundai Electronics Ind Semiconductor metal wire forming method
US5420072A (en) * 1994-02-04 1995-05-30 Motorola, Inc. Method for forming a conductive interconnect in an integrated circuit
WO1995034092A1 (en) * 1994-06-03 1995-12-14 Materials Research Corporation A method of nitridization of titanium thin films

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100458465B1 (ko) * 1997-12-30 2005-04-06 주식회사 하이닉스반도체 반도체소자의비트라인형성방법
KR100338102B1 (ko) * 1999-06-25 2002-05-24 박종섭 반도체 소자의 구리 배선 형성 방법

Also Published As

Publication number Publication date
KR100220935B1 (ko) 1999-09-15
US5780356A (en) 1998-07-14

Similar Documents

Publication Publication Date Title
KR970052233A (ko) 메탈 콘택 형성방법
US6472309B1 (en) In situ plasma pre-deposition wafer treatment in chemical vapor deposition technology for semiconductor integrated circuit applications
KR960023223A (ko) 실리콘 이동을 감소시키기 위한 질화 금속막의 처리방법
KR960035843A (ko) 반도체 소자의 금속 배선 형성방법
KR980005607A (ko) 금속 배선 형성방법
KR970030327A (ko) 반도체 소자의 금속배선 제조방법
JP2001210606A (ja) 半導体装置の製造方法
KR100406562B1 (ko) 금속배선형성방법
JPH05129226A (ja) 半導体装置の製造方法
KR970030654A (ko) 반도체 소자의 금속 배선 제조방법
KR970052219A (ko) 반도체 소자의 텅스텐 플러그 제조 방법
KR950025868A (ko) 반도체 소자의 비트라인 형성방법
KR950021108A (ko) 반도체 소자의 금속배선 형성방법
KR100709461B1 (ko) 텅스텐 게이트 형성 방법
KR100342826B1 (ko) 반도체소자의베리어금속층형성방법
KR980005615A (ko) 반도체 소자의 금속배선 형성방법
KR940016692A (ko) 반도체 소자의 금속 배선 방법
KR20040037836A (ko) 반도체 소자의 비트라인 형성방법
KR970008347A (ko) 반도체 소자의 금속층 형성방법
KR20030058284A (ko) 반도체소자의 금속콘택 형성방법
KR930005179A (ko) 반도체장치의 제조방법
KR970003426A (ko) 반도체 장치의 제조 방법
KR930006900A (ko) 반도체 소자의 콘택홀 매립방법
KR960035803A (ko) 반도체 소자의 제조방법
KR970013058A (ko) 반도체 소자의 티타늄나이트라이드막 형성방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120524

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee