[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

KR960024598U - Board error detection circuit using address and no access response in parallel bus system - Google Patents

Board error detection circuit using address and no access response in parallel bus system

Info

Publication number
KR960024598U
KR960024598U KR2019940038442U KR19940038442U KR960024598U KR 960024598 U KR960024598 U KR 960024598U KR 2019940038442 U KR2019940038442 U KR 2019940038442U KR 19940038442 U KR19940038442 U KR 19940038442U KR 960024598 U KR960024598 U KR 960024598U
Authority
KR
South Korea
Prior art keywords
address
detection circuit
error detection
bus system
access response
Prior art date
Application number
KR2019940038442U
Other languages
Korean (ko)
Other versions
KR0128136Y1 (en
Inventor
이현철
Original Assignee
엘지정보통신주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지정보통신주식회사 filed Critical 엘지정보통신주식회사
Priority to KR2019940038442U priority Critical patent/KR0128136Y1/en
Publication of KR960024598U publication Critical patent/KR960024598U/en
Application granted granted Critical
Publication of KR0128136Y1 publication Critical patent/KR0128136Y1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
KR2019940038442U 1994-12-30 1994-12-30 Board fault detector using no-response of address and access of parallel bus system KR0128136Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019940038442U KR0128136Y1 (en) 1994-12-30 1994-12-30 Board fault detector using no-response of address and access of parallel bus system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019940038442U KR0128136Y1 (en) 1994-12-30 1994-12-30 Board fault detector using no-response of address and access of parallel bus system

Publications (2)

Publication Number Publication Date
KR960024598U true KR960024598U (en) 1996-07-22
KR0128136Y1 KR0128136Y1 (en) 1998-12-15

Family

ID=19404677

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019940038442U KR0128136Y1 (en) 1994-12-30 1994-12-30 Board fault detector using no-response of address and access of parallel bus system

Country Status (1)

Country Link
KR (1) KR0128136Y1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100419097B1 (en) * 1999-10-05 2004-02-14 엘지전자 주식회사 Apparatus for connection of interrupt acknowledge in the Multi Circuit Board system

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100367699B1 (en) * 1999-12-23 2003-01-10 엘지전자 주식회사 apparatus for error controlling in parallel bus system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100419097B1 (en) * 1999-10-05 2004-02-14 엘지전자 주식회사 Apparatus for connection of interrupt acknowledge in the Multi Circuit Board system

Also Published As

Publication number Publication date
KR0128136Y1 (en) 1998-12-15

Similar Documents

Publication Publication Date Title
KR960008537A (en) Processes and Devices for Identifying Failures in Complex Systems
EE9900084A (en) Electronic memory protection system
DK0463233T3 (en) Activable and deactivable fuse for use in an electronic fuse system
DE69723994D1 (en) ELECTRONIC TRANSACTION SYSTEM
DE69118233D1 (en) Fault detection in connection-switched systems
DE69407434D1 (en) DATA STORAGE / PROCESSOR BUS
DE69708933D1 (en) ADDRESS TRANSLATION IN COMPUTER BUS BRIDGE DEVICES
DE59602959D1 (en) DATA STORAGE OPERABLE ON DATA BUS
DE69604596D1 (en) ERROR DETECTION AND SIGNAL CHANGE CIRCUIT
DE59409273D1 (en) Data bus system
KR960024598U (en) Board error detection circuit using address and no access response in parallel bus system
DE69528757D1 (en) CHIP CARD CONTROL CIRCUIT AND SYSTEM
DE69518390D1 (en) Reading device and system
DE69518617D1 (en) Reading device and system
DE69621526D1 (en) Current amplifier and data bus circuit
KR960002774U (en) Bus error board detection device in VM system
DE69724751D1 (en) Improvements in or regarding electronic systems
KR940025755U (en) Fixed support device for circuit board and case
KR950001977U (en) Memory Access Arbitration Circuit in Multiple CPC Systems
KR960006008U (en) Write cycle processing circuit between local and external system in computer system
KR950023822U (en) Bus Interrupt Circuits in Multiprocessor Systems
KR950020619U (en) Common Memory Access Control Circuit in Multiprocessor System
KR960002772U (en) Computer system protection circuit
KR950012752U (en) Asynchronous Bus Arbitration Circuit in Shared Memory System
KR960027643U (en) Address detection circuit of computer system

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20010423

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee