KR950012039B1 - Slicer circuit for preventing static and impact noise - Google Patents
Slicer circuit for preventing static and impact noise Download PDFInfo
- Publication number
- KR950012039B1 KR950012039B1 KR1019900002540A KR900002540A KR950012039B1 KR 950012039 B1 KR950012039 B1 KR 950012039B1 KR 1019900002540 A KR1019900002540 A KR 1019900002540A KR 900002540 A KR900002540 A KR 900002540A KR 950012039 B1 KR950012039 B1 KR 950012039B1
- Authority
- KR
- South Korea
- Prior art keywords
- circuit
- high frequency
- capacitor
- zener diode
- slicer circuit
- Prior art date
Links
- 230000003068 static effect Effects 0.000 title description 7
- 239000003990 capacitor Substances 0.000 claims description 13
- 230000002093 peripheral effect Effects 0.000 claims description 7
- 230000000694 effects Effects 0.000 claims description 6
- 229910000859 α-Fe Inorganic materials 0.000 claims description 6
- 230000002411 adverse Effects 0.000 claims description 3
- 230000002441 reversible effect Effects 0.000 claims description 3
- 239000003302 ferromagnetic material Substances 0.000 claims description 2
- 230000005611 electricity Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 230000005236 sound signal Effects 0.000 description 3
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- 230000035939 shock Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 230000005308 ferrimagnetism Effects 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
- 238000002629 virtual reality therapy Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G11/00—Limiting amplitude; Limiting rate of change of amplitude ; Clipping in general
- H03G11/06—Limiters of angle-modulated signals; such limiters combined with discriminators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G11/00—Limiting amplitude; Limiting rate of change of amplitude ; Clipping in general
- H03G11/02—Limiting amplitude; Limiting rate of change of amplitude ; Clipping in general by means of diodes
Landscapes
- Emergency Protection Circuit Devices (AREA)
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
- Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
- Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
Abstract
내용 없음.No content.
Description
제1도는 종래의 회로도.1 is a conventional circuit diagram.
제2도는 본 발명의 슬라이서 회로도.2 is a slicer circuit diagram of the present invention.
제3도는 본 발명의 슬라이서 회로에 의한 입출력 파형도 및 그 특성도.3 is an input / output waveform diagram and its characteristic diagram by the slicer circuit of the present invention.
＊도면의 주요부분에 대한 부호의 설명＊ Explanation of symbols for main parts of drawing
1 : 비디오 또는 오디오 신호 입력단 2 : 페라이트 코어1: Video or audio signal input 2: Ferrite core
10 : RF 변조집적회로 20 : 슬라이서 회로10: RF modulation integrated circuit 20: slicer circuit
D : 제너다이오드 C1-C3: 캐패시터D: Zener Diodes C 1- C 3 : Capacitors
본 발명은 회로의 주변조건, 예를 들면 정전기 및 충격성 노이즈 등에 미치는 악영향을 방지하기위한 슬라이서(Slicer)회로에 관한 것으로, 특히 각종 가전제품에서 비디오 신호 입력단으로 유입되는 정전기 및 충격성 노이즈에 의해서 RF 변조기용 집적회로가 파괴되는 것을 방지하기 위한 슬라이서 회로에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a slicer circuit for preventing adverse effects on the circuit's ambient conditions, for example, static electricity and impact noise. In particular, RF modulation is performed by electrostatic and impact noise introduced into a video signal input terminal in various home appliances. The present invention relates to a slicer circuit for preventing an integrated circuit from being destroyed.
일반적으로, RF 신호수신기에 있어서 조작자나 듣는 사람이 수신하고자 하는 RF 신호의 반송주파수나 중심주파수에 가장 가깝게 수신기를 동조시킬 때 가장 좋은 음질 및 화질의 출력신호가 된다.In general, when an operator or a listener tunes a receiver closest to a carrier frequency or a center frequency of an RF signal to be received in an RF signal receiver, an output signal having the best sound quality and image quality is obtained.
예를들어 방송신호를 수신할 때 선택국이나 채널의 중심주파수에 조금이라도 빗나가게 주파수 동조를 시키게 되면 TV나 오디오 출력단에 원치않는 상당한 노이즈가 발생하게 된다.For example, when receiving a broadcast signal, frequency tuning that slightly deviates from the center frequency of the selected station or channel will result in unwanted unwanted noise on the TV or audio output.
그리고, 최근의 VRT이나 TV에는 소정채널의 RF파(VHF 또는 UHF)를 바이오 신호로 진폭 변조하는 진폭변조회로가 내장되어 있다.Recently, VRTs and TVs have built-in amplitude modulation circuits for amplitude-modulating RF waves (VHF or UHF) of predetermined channels into bio signals.
이러한 변조회로는 변조회로의 비대칭성이나, 클램핑 회로에서이 직류오프셀 또는 공급전원, 온도의 순간변화, 각종 충격성 노이즈 및 정전기등에 의해 그 동작이 저해를 받는다.Such a modulation circuit is hampered by the asymmetry of the modulation circuit, the DC off-cell or the power supply in the clamping circuit, the instantaneous change in temperature, various impact noises and static electricity.
이와같은 각종 저해요소들이 제1도의 종래 비디오 입력단에 그대로 입력되어 RF 변조집적회로(10)에 유입되므로 이 RF 변조집적회로(10)가 오동작을 하거나 심한 경우 파괴되는 등의 문제점이 있었다.Since such various inhibitory elements are directly input to the conventional video input terminal of FIG. 1 and flow into the RF modulation integrated
본 발명의 목적은 상기한 문제점을 해결하기 위한 것으로, 비디오 신호나 오디오 신호 입력단으로 유입되는 충격성 노이즈 및 정전기로 부터 RF 변조집적회로 및 그 주변회로를 보호하여 안정화시키는 라이서 회로를 제공함에 있다.SUMMARY OF THE INVENTION An object of the present invention is to provide a riser circuit that protects and stabilizes an RF modulation integrated circuit and its peripheral circuits from shock noise and static electricity flowing into a video signal or audio signal input terminal.
상기한 본 발명의 목적을 달성하기 위해, 기술적 수단은, RF 변조집적회로와 그 주변회로를 보호하고 안정화 시키기 위하여 고유전율계의 캐패시터와 제너다이오드의 아발란쉬브레이크다운(Avalanche Breakdown)효과를 이용했고, 정전기나 제너다이오드를 통과하면서 주위의 타부품으로 유도되는 것을 방지하기 위하여 페라리트 코어(Ferrite Core)를 구비함을 특징으로 한다.In order to achieve the above object of the present invention, the technical means, using the Avalanche Breakdown effect of the capacitor and Zener diode of the high dielectric constant to protect and stabilize the RF modulation integrated circuit and its peripheral circuits It is characterized in that it is provided with a ferrite core (Ferrite Core) to prevent the static electricity or zener diode to be guided to other parts around.
이하 첨부된 도면을 참조하여 본 발명의 실시예를 상세하게 설명하면 다음과 같다.Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings.
제2도는 본 발명이 슬라이서 회로 구성도로서, 오디오 신호 또는 비디오 신호 입력단(1)에 고유전율계의 캐패시터(C3)와 전해 캐패시터(C1)가 연결되고, 상기 캐패시터(C3)에 아발란쉬 브레이크 다운 제너다이오드(D)와 페라이트 코어(2)가 직렬로 연결된 슬라이서 회로(20)를 구성하며, 상기 캐패시터(C1)에 저항(R1-R3)을 통하여 RF 변조집적 회로(19)가 연결된다.2 is a schematic diagram of a slicer circuit according to an embodiment of the present invention, in which an audio signal or a video signal input terminal 1 is connected with a capacitor C3 and an electrolytic capacitor C1 of a high dielectric constant, and an avalanche brake is applied to the capacitor C3. The down zener diode D and the
이하 제3도를 참조하여 이들의 작용효과를 설명한다.Hereinafter, with reference to Figure 3 will be described the operation and effect thereof.
(a)도와 같은 슬라이서 회로(20)의 입력측(Vi)에 (b)도와 같은 충격성 펄스신호나 정전기 신호가 입력되면, 이 신호는 콘덴서(C3)에 입력되며, 이 콘덴서(C3)는 고주파 신호(상기 충격성 펄스신호나 정전기 신호)에 적합한 고유전율을 갖는 콘덴서이다.When an impulsive pulse signal or an electrostatic signal such as (b) is input to the input side Vi of the
상기 콘덴서(C3)를 통과한 고주파 신호는 제너다이오드(D)에 인가되고, 이 제너다이오드 (D)에 의해서 제너 전압(Vz)이 상의 주파수 신호에 대해서는 컷팅된다.The high frequency signal passing through the capacitor C3 is applied to the zener diode D, and the zener diode D is cut for the frequency signal above the zener voltage Vz.
상기 제너다이오드(D)는 실리콘을 사용한 PN 접합다이오드로 역방향 특성에 있어서, 입력전압이 낮은 곳에서는 관계없이 극히 적은 일정한 표화전류가 흐르지만, 역방향 전압이 급격하게 증가하면 브레이크 다운현상을 일으켜 제너전압(VE)보다 높은 전압을 컷팅하게 된다.The zener diode (D) is a PN junction diode using silicon. In the reverse characteristics, very little constant current flows regardless of the low input voltage. However, if the reverse voltage increases rapidly, a zener voltage may occur. It will cut the voltage higher than (VE).
상기 제너다이오드(D)를 통과한 신호는 상당히 높은 고주파수를 갖고 있기 때문에 이 고주파수에 의하여 그 주변회로에 악영향을 미치게 된다.Since the signal passing through the zener diode D has a very high frequency, the high frequency adversely affects the peripheral circuit.
따라서, 철이 산화물을 주체로 하여 페리 자성을 나타내는 강자성 재료의 페라이트 코어(2)를 사용하여 상기 제너다이오드(D)를 통과한 고주파 신호를 감쇄시켜 준다.Therefore, the
이와같이 동작되어 슬라이서 회로(20)의 출력파형은 (c)도와 같이 제너전압 상의 고주파 전압은 컷팅되고, 그 전달특성은 (d)도에 도시된 바와 같이 나타난다.In this way, the output waveform of the
상기한 출력파형(C)이 제2도의 전해 콘덴서(C1)이 제2도이 전해 콘덴서(C1)와 저항(R1-R3)을 통하여 RF 변조집적회로(10)에 인가된다.The above-described output waveform C is applied to the RF modulation integrated
따라서, 입력단으로 유입된 충격성 노이즈 및 정전기로 부터 RF 변조집적회로를 보호하고 그 주변회로를 안정화시켜주는 뛰어난 효과가 있다.Therefore, there is an excellent effect of protecting the RF modulation integrated circuit from the impact noise and static electricity flowing into the input terminal and to stabilize the peripheral circuit.
그러므로, 입력단으로 유입된 충격성 노이즈 및 정전기로부터 RF 변조집적회로를 보호하고 그 주변회로를 안정화시켜주는 뛰어난 효과가 있다.Therefore, there is an excellent effect of protecting the RF modulation integrated circuit from the shock noise and static electricity introduced into the input stage and stabilizing the peripheral circuit.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019900002540A KR950012039B1 (en) | 1990-02-27 | 1990-02-27 | Slicer circuit for preventing static and impact noise |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019900002540A KR950012039B1 (en) | 1990-02-27 | 1990-02-27 | Slicer circuit for preventing static and impact noise |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR910016136A KR910016136A (en) | 1991-09-30 |
| KR950012039B1 true KR950012039B1 (en) | 1995-10-13 |
Family
ID=19296490
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019900002540A KR950012039B1 (en) | 1990-02-27 | 1990-02-27 | Slicer circuit for preventing static and impact noise |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR950012039B1 (en) |
-
1990
- 1990-02-27 KR KR1019900002540A patent/KR950012039B1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR910016136A (en) | 1991-09-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5390345A (en) | Method for preventing desensitization and radio interference of radio receivers | |
| KR920022884A (en) | Audio level equalizers for television acoustic RF signals, broadcast FM RF signals and national weather service FM RF signals | |
| CA1070391A (en) | Automatic noise limiter | |
| US4894720A (en) | Circuit for selectively outputting high frequency signals | |
| KR950012039B1 (en) | Slicer circuit for preventing static and impact noise | |
| US4694500A (en) | Control voltage generating circuit for activating a noise reduction circuit in an FM stereo receiver | |
| US4628539A (en) | Muting circuit | |
| KR930004134B1 (en) | Receiver tuner | |
| US3679979A (en) | Am, fm, and fm stereo tuner having simplified am to fm switching means | |
| US3243708A (en) | Vehicular radio receiver for both amplitude and frequency modulation reception | |
| GB2033181A (en) | High-frequency electronic switch circuit | |
| US4455674A (en) | Amplitude-modulated signal receiver having a variable Q circuit | |
| US4313218A (en) | Extended AGC for a radio receiver | |
| KR830000204B1 (en) | Intercarrier voice system | |
| RU2147391C1 (en) | Local oscillator noise suppression circuit | |
| KR970006660B1 (en) | System for preventing crosstalk in a multi-input electronic device | |
| US4059802A (en) | Input level display circuit for receivers | |
| US4374398A (en) | Multiplexed television audio signal receiver | |
| FI83006C (en) | Band dependent VHF mixer coupling device | |
| CN101049023B (en) | Data receiving circuit with current mirror and data slicer | |
| US5426394A (en) | Sound intermediate frequency amplifier for a broadcast receiver | |
| KR0177676B1 (en) | Automatic gain control delay point adjustment circuit | |
| JP3299859B2 (en) | RF modulator | |
| US3458818A (en) | Circuit arrangement for the automatic gain control of an electric signal | |
| US3571713A (en) | Low frequency wide band fm demodulators |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19900227 |
|
| PG1501 | Laying open of application | ||
| A201 | Request for examination | ||
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 19930222 Comment text: Request for Examination of Application Patent event code: PA02011R01I Patent event date: 19900227 Comment text: Patent Application |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 19950215 Patent event code: PE09021S01D |
|
| G160 | Decision to publish patent application | ||
| PG1605 | Publication of application before grant of patent |
Comment text: Decision on Publication of Application Patent event code: PG16051S01I Patent event date: 19950918 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 19960110 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 19960207 Patent event code: PR07011E01D |
|
| PR1002 | Payment of registration fee |
Payment date: 19960207 End annual number: 3 Start annual number: 1 |
|
| PR1001 | Payment of annual fee |
Payment date: 19961122 Start annual number: 4 End annual number: 4 |
|
| FPAY | Annual fee payment |
Payment date: 19990930 Year of fee payment: 5 |
|
| PR1001 | Payment of annual fee |
Payment date: 19990930 Start annual number: 5 End annual number: 5 |
|
| LAPS | Lapse due to unpaid annual fee | ||
| PC1903 | Unpaid annual fee |