[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

KR950008938B1 - Liquid crystal display - Google Patents

Liquid crystal display Download PDF

Info

Publication number
KR950008938B1
KR950008938B1 KR1019920009510A KR920009510A KR950008938B1 KR 950008938 B1 KR950008938 B1 KR 950008938B1 KR 1019920009510 A KR1019920009510 A KR 1019920009510A KR 920009510 A KR920009510 A KR 920009510A KR 950008938 B1 KR950008938 B1 KR 950008938B1
Authority
KR
South Korea
Prior art keywords
liquid crystal
crystal display
gate line
gate
data line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
KR1019920009510A
Other languages
Korean (ko)
Other versions
KR940000907A (en
Inventor
박운용
김동규
Original Assignee
삼성전자주식회사
김광호
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자주식회사, 김광호 filed Critical 삼성전자주식회사
Priority to KR1019920009510A priority Critical patent/KR950008938B1/en
Priority to NL9300895A priority patent/NL194848C/en
Priority to DE4318028A priority patent/DE4318028B4/en
Priority to JP12928293A priority patent/JP2537329B2/en
Priority to US08/070,717 priority patent/US5517341A/en
Publication of KR940000907A publication Critical patent/KR940000907A/en
Application granted granted Critical
Publication of KR950008938B1 publication Critical patent/KR950008938B1/en
Priority to US08/602,104 priority patent/US5696566A/en
Priority to US08/606,345 priority patent/US5686977A/en
Priority to US08/906,961 priority patent/US5847780A/en
Priority to US10/427,139 priority patent/US6791630B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Liquid Crystal (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)

Abstract

내용 없음.No content.

Description

액정 표시장치Liquid crystal display

제1도는 액정 표시장치의 일 예를 도시한 평면도.1 is a plan view showing an example of a liquid crystal display.

제2도는 본 발명에 따른 액정 표시장치의 일 예를 도시한 평면도이다.2 is a plan view illustrating an example of a liquid crystal display according to the present invention.

본 발명은 액정 표시장치에 있어서 게이트 선과 데이타 선의 배선에 관한 것으로서, 특히 게이트 선에 연결되며 화소둘레를 따라 환형으로 형성된 축적용량부를 이용하여 인접한 축적용량부와 상호 연결함에 의해 게이트 선과 데이타 선간의 단락불량 및 게이트선의 단선불량을 줄이도록 구성된 액정 표시장치에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to wiring of gate lines and data lines, and more particularly, to short circuits between gate lines and data lines by interconnecting adjacent storage capacitors using storage capacitors connected to the gate lines and formed in an annular shape along the pixel circumference. The present invention relates to a liquid crystal display device configured to reduce defects and disconnection defects of gate lines.

화상 정보시대에 있어서, 정보전달의 최대 담당자인 표시장치에 많은 기대가 모아지고 있다. 이로 인해 지금까지의 음극선관을 대신한 각종 평면 표시장치가 개발되어 급속히 보급되기 시작하고 있다.In the image information age, much expectation is gathered in the display apparatus which is the largest person in charge of information transmission. As a result, various flat panel display devices have been developed and replaced rapidly.

그중에서도 박형, 경량, 저전압 구동, 저소비전력 등의 특징을 갖는 액정 표시장치의 기술진전은 현저하며, 특히 액정 기술과 반도체 기술을 융합한 액티브 매트릭스형 액정 표시장치가 크게 주목되고 있다.Among them, the technological progress of the liquid crystal display device having features such as thin, light weight, low voltage driving, and low power consumption is remarkable. In particular, an active matrix liquid crystal display device incorporating liquid crystal technology and semiconductor technology has attracted much attention.

액티브 매트릭스 구동방식은 매트릭스 형태로 배열된 각 화소에 비선형 소자를 설치하여 이 소자의 스위칭 특성을 이용하여 각 화소의 동작을 제어하는 것으로, 스태틱 구동에 가까운 동작이 가능하므로 주사선수가 증가하여도 대조비(contrast ratio)나 시각범위, 응답속도의 저하가 생기지 않아 고화질의 표시가 가능하지만, 구조 및 제조공정이 복잡하여 대화면화나 고정세화시 화소의 개구율이 감소하고, 이에 상응하여 액정 표시패널의 밝기가 떨어지는 결점이 있다.In the active matrix driving method, a nonlinear element is installed in each pixel arranged in a matrix to control the operation of each pixel by using the switching characteristic of the element. Since the operation is close to the static driving, the contrast ratio is increased even if the scanning ratio increases. High-definition display is possible because there is no deterioration in contrast ratio, visual range, or response speed.However, the structure and manufacturing process are complicated, so that the aperture ratio of pixels is reduced when the screen is enlarged or the resolution is reduced. There is a flaw that falls.

더구나, 상술한 액티브 매트릭스 액정 표시장치에서는 데이타 선을 통하여 입력된 신호 전압을 다음 입력시까지 일정 시간동안 유지시키기 위하여 액정과 병렬로 용량을 만들어 넣을 필요가 있게되고, 이에 액정에 병렬로 접속하는 용량을 부가용량방식으로 형성한 표시장치가 있었다. 그러나, 상기한 부가용량방식의 액정표시장치의 단점은 인접한 게이트 선과 화소전극을 오버 랩시켜서 용량을 형성하기 때문에 화소의 개구율이 감소하는 결점이 있다.In addition, in the above-described active matrix liquid crystal display device, it is necessary to make a capacitance in parallel with the liquid crystal in order to maintain the signal voltage input through the data line for a predetermined time until the next input, and thus the capacitance connected in parallel to the liquid crystal. There was a display device in which the capacitor was formed in an additional capacitance method. However, the drawback of the liquid crystal display of the additional capacitance type is that the aperture ratio of the pixel is reduced because the capacitance is formed by overlapping the adjacent gate line and the pixel electrode.

이에, 상기와 같은 문제점을 해결하기 위하여, 본 출원인은 최근 제1도에 도시한 바와같이, 게이트 선(10)을 이용하여 액정에 병렬로 접속된 부가용량부를 형성하되, 이 용량부가 화소(14)를 둘러싸는 환형의 형태가 되도록 배선한 발명을 1991년 9월 5일, 출원번호 제91-15530호로 출원한 바 있다.Thus, in order to solve the above problems, the applicant has recently formed an additional capacitance portion connected in parallel to the liquid crystal using the gate line 10, as shown in FIG. The invention wired so as to have an annular shape enclosing) was filed on September 5, 1991, application number 91-15530.

제1도는 상기한 종래 액정 표시장치의 일 예를 도시한 것으로서, 11은 게이트선(10)에 연결되어 있으며 화소(14)를 둘러싸는 환형구조의 부가용량부, 12는 데이타 선, 13은 데이타 선에 연결된 소오스 전극, 16은 게이트 선(10)에 연결된 게이트 전극, 15는 화소에 연결되어 있는 드레인 전극을 각각 표시한다.FIG. 1 illustrates an example of the above-described conventional liquid crystal display device, in which 11 is an additional capacitance part connected to the gate line 10 and surrounding the pixel 14, 12 is a data line, and 13 is a data line. A source electrode connected to the line, 16 indicates a gate electrode connected to the gate line 10, and 15 indicates a drain electrode connected to the pixel.

상기한 종래 기술에 있어서, 단락불량은 상기한 게이트 선(10)과 데이타 선(12)이 교차하는 배선교차부에서 자주 발생되고 있다. 즉, 액정 표시소자의 각 화소(14)에 신호를 인가하기 위해, 상기 게이트 선(10)과 데이타 선(12)은 절연막을 사이에 두고 서로 교차하게 되고, 이 배선교차부를 지나 일정한 전압이 인가된다. 이때, 상술한 교차부에 이물질 등이 있거나 제조공정상의 문제로 절연막이 취약할 경우, 교차부의 단락불량 또는 게이트 선(10)의 개방불량이 발생하여 수율 향상에 커다란 장애요인이 되고 있다.In the above-described prior art, short-circuit defects are frequently generated at the wiring intersections where the gate line 10 and the data line 12 intersect. That is, in order to apply a signal to each pixel 14 of the liquid crystal display device, the gate line 10 and the data line 12 cross each other with an insulating film interposed therebetween, and a constant voltage is applied across the wiring crossing part. do. At this time, when there is a foreign matter or the like in the above-described intersection or the insulating film is weak due to a manufacturing process problem, a short circuit defect or an open defect of the gate line 10 is generated, which is a major obstacle in improving the yield.

따라서, 본 발명은 상술한 단락불량 및 개방불량을 줄여 수율 향상 및 원가절하에 기여할 수 있는 액정표시장치를 제공하는데 그 목적이 있다.Accordingly, an object of the present invention is to provide a liquid crystal display device which can contribute to yield improvement and cost reduction by reducing the short circuit defect and the open defect described above.

상기 목적을 달성하기 위한 본 발명의 단락불량 및 개방불량 구제수단은 개구율의 감소와 공정의 증가없이, 화소 둘레에 병렬용량을 부가하기 위하여 형성된 환형의 게이트 선이 차단(또는 전단)의 인접한 게이트선과 연결되도록 배선하여 구성되는 것을 특징으로 한다.In order to achieve the above object, the short-circuit and open-failure remedies of the present invention have an annular gate line formed to add parallel capacitance around the pixel without reducing the aperture ratio and increasing the process, and the adjacent gate line of the blocking (or front end). It is characterized in that the wiring to be connected.

본 발명은 게이트 선에 연결된 환형부가용량부의 패턴 변경만으로 데이타 선과 게이트 선의 배선교차부를 이중으로 형성할 수 있기 때문에 제조공정을 변경할 필요가 없으며, 제조공정중 또는 동작중에 단락불량이 발생할 경우, 불량이 일어난 배선 교차부의 일단을 개방하여 단락불량을 방지할 수 있다.The present invention does not need to change the manufacturing process because the wiring cross-section of the data line and the gate line can be formed by only changing the pattern of the annular portion capacitive portion connected to the gate line, and a short circuit defect occurs during the manufacturing process or during operation. One end of the generated wiring intersection can be opened to prevent a short circuit failure.

이하, 첨부된 도면을 참조하여 본 발명을 보다 상세히 설명하기로 한다.Hereinafter, with reference to the accompanying drawings will be described in detail the present invention.

제2도는 본 발명에 따른 액정 표시장치의 일 예를 도시한 평면도로서 각 소자들이 매트릭스 형태로 배열되어 있다. 제2도의 평면 배치도에 도시한 바와같이, 본 발명은 기판상에 복수의 게이트 선(20)과 복수의 데이타 선(22)이 절연막을 사이에 두고 서로 직교한 형태로 배열되어 있으며, 이들의 각 주 교차부(X1)에 인접하여 그 게이트 선(20) 및 데이타 선(22)에 박막트랜지스터(26)를 개재해서 접속된 화소(24)가 각각 형성된다. 그리고, 상기 데이타 선(22)은 상기 박막트랜지스터(26)의 각각의 소오스(23)에 공통으로 접속되어 형성되며 또한, 상기 게이트 선(20)은 상기 박막트랜지스터(26)의 각각의 게이트(28)에 공통으로 접속되어 형성되어 있다.2 is a plan view illustrating an example of a liquid crystal display according to the present invention, in which elements are arranged in a matrix. As shown in the planar layout view of FIG. 2, in the present invention, a plurality of gate lines 20 and a plurality of data lines 22 are arranged in a form orthogonal to each other with an insulating film interposed therebetween on each substrate. Pixels 24 connected to the gate line 20 and the data line 22 via the thin film transistor 26 are formed adjacent to the main intersection portion X1, respectively. The data line 22 is commonly connected to each source 23 of the thin film transistor 26, and the gate line 20 is formed in each gate 28 of the thin film transistor 26. Is connected in common to ().

이때, 액정에 인가된 신호전압을 일정시간동안 유지하기 위한 캐패시터의 일전극을 이루는 부가용량부(21)가 게이트 선(20)에 연결되며 상기 화소(24)의 가장자리 부분과 소정의 폭을 가지고 중첩되도록 상기 화소(24)의 둘레를 따라 환형으로 형성되며, 인접한 전단과 차단의 화소(24)에 대한 부가용량부(21)와의 사이에 데이타 선(22)과 보조 교차부(X2)에서 직교하여 상호 연결되는 용장 연결부(21a)를 형성하여 배열된다.In this case, the additional capacitor 21 constituting one electrode of the capacitor for maintaining the signal voltage applied to the liquid crystal for a predetermined time is connected to the gate line 20 and has a predetermined width with an edge of the pixel 24. It is formed in an annular shape along the circumference of the pixel 24 so as to overlap, and is orthogonal at the data line 22 and the auxiliary intersection X2 between the adjacent capacitor and the additional capacitor 21 for the pixel 24 of the blocking. To form a redundant connection portion 21a interconnected.

이 경우 용장연결부(21a)와 데이타 선(22) 사이의 교차부에는 절연막이 형성되어 있다.In this case, an insulating film is formed at the intersection between the redundant connection portion 21a and the data line 22.

따라서, 제조공정중 결함들에 의해 상기 교차부위(X1,X2)에 단락불량이 발생될 경우, 본 발명은 상기 게이트 선(20)과 데이타 선(22)의 배선교차부가 이중으로 배선되어 있으므로 단락이 발생한 교차부(X1또는X2)의 앞, 뒤의 게이트 선(20)을 개방시킴에 의해 각 소자의 단락을 방지할 수 있다.Therefore, when a short circuit defect occurs at the intersections X 1 and X 2 due to defects during the manufacturing process, the wiring intersections of the gate line 20 and the data line 22 are dually wired. it can be made by Sikkim opening the gate line 20 of the front and rear of the cross-section short circuit has occurred (X 1 or X 2) to prevent short circuits in the respective element.

또한 공정중 결함에 의한 게이트 선(20)의 개방이 발생하는 경우에도 용장연결부(21a)를 통하여 단선된 게이트 선이 서로 연결되므로 단선불량에 기인한 수율 저하를 막을 수 있다. 또한, 게이트 선이 이중으로 형성되므로 게이트 선의 저항이 줄어드는 부수적인 효과도 얻을 수 있다.In addition, even when the gate line 20 is opened due to a defect during the process, the disconnected gate lines are connected to each other through the redundant connection part 21a, thereby preventing a decrease in yield due to disconnection defects. In addition, since the gate line is formed in a double, the side effect of reducing the resistance of the gate line can be obtained.

이상 설명한 바와같이, 본 발명은 개구율의 감소나 공정의 증가없이 단락불량 및 단선불량을 줄임으로써, 액정 표시장치의 수율 향상 및 원가절하에 크게 기여할 수 있다.As described above, the present invention can greatly contribute to yield improvement and cost reduction of the liquid crystal display by reducing short circuit defects and disconnection defects without reducing the aperture ratio or increasing the process.

Claims (2)

유리 기판 상에 다수의 게이트 선과 다수의 데이타 선이 절연막을 사이에 두고 다수의 화소 전극을 중심으로 서로 교차해서 배열되어 있고, 상기 게이트 선의 일부로 형성된 게이트 전극과 상기 데이타 선의 일부가 연장되어 형성된 소스 전극과 상기 최소 전극과 연결되어 있는 드레인 전극으로 구성된 박막트랜지스터가 상기 게이트 선과 데이타 선의 각각의 교차부에 연결되어 있고, 절연층을 매개하여 상기 화소 전극 및 상기 게이트 선으로 이루어진 다수의 부가 용량부와 상기 다수의 부가 용량부 증 인접한 부가 용량부를 서로 연결하는 용장 연결부를 포함하는 액정 표시장치.On the glass substrate, a plurality of gate lines and a plurality of data lines are arranged to cross each other around the plurality of pixel electrodes with an insulating film interposed therebetween, and a gate electrode formed as part of the gate line and a source electrode formed by extending a portion of the data line. And a thin film transistor comprising a drain electrode connected to the minimum electrode and connected to each intersection portion of the gate line and the data line, and a plurality of additional capacitance parts formed of the pixel electrode and the gate line through an insulating layer. A plurality of additional capacitive increments A liquid crystal display including a redundant connection unit connecting adjacent additional capacitive units to each other. 제1항에 있어서, 상기 용장 연결부는 상기 데이타 선과 절연층을 통하여 직교로 형성됨을 특징으로 하는 액정 표시장치.The liquid crystal display of claim 1, wherein the redundant connection portion is formed orthogonally through the data line and the insulating layer.
KR1019920009510A 1992-06-01 1992-06-01 Liquid crystal display Expired - Lifetime KR950008938B1 (en)

Priority Applications (9)

Application Number Priority Date Filing Date Title
KR1019920009510A KR950008938B1 (en) 1992-06-01 1992-06-01 Liquid crystal display
NL9300895A NL194848C (en) 1992-06-01 1993-05-26 Liquid crystal indicator device.
DE4318028A DE4318028B4 (en) 1992-06-01 1993-05-29 Liquid crystal display device and method for the production thereof
JP12928293A JP2537329B2 (en) 1992-06-01 1993-05-31 Liquid crystal display device and manufacturing method thereof
US08/070,717 US5517341A (en) 1992-06-01 1993-06-01 Liquid crystal display with TFT and capacitor electrodes with redundant connection
US08/602,104 US5696566A (en) 1992-06-01 1996-02-23 Liquid crystal display and a manufacturing method thereof
US08/606,345 US5686977A (en) 1992-06-01 1996-02-23 Liquid crystal display and a manufacturing method thereof
US08/906,961 US5847780A (en) 1992-06-01 1997-08-06 Liquid crystal display and a manufacturing method thereof
US10/427,139 US6791630B2 (en) 1992-06-01 2003-05-02 Liquid crystal display devices having pixel and transparent conductive electrodes contacting drain electrodes and methods of fabricating related liquid crystal display devices

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920009510A KR950008938B1 (en) 1992-06-01 1992-06-01 Liquid crystal display

Publications (2)

Publication Number Publication Date
KR940000907A KR940000907A (en) 1994-01-10
KR950008938B1 true KR950008938B1 (en) 1995-08-09

Family

ID=19334044

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920009510A Expired - Lifetime KR950008938B1 (en) 1992-06-01 1992-06-01 Liquid crystal display

Country Status (1)

Country Link
KR (1) KR950008938B1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100419087B1 (en) * 1996-05-22 2004-05-24 삼성전자주식회사 LCD Display
KR100471772B1 (en) * 1997-07-11 2005-06-07 삼성전자주식회사 Dual scan drive type substrate for liquid crystal display

Also Published As

Publication number Publication date
KR940000907A (en) 1994-01-10

Similar Documents

Publication Publication Date Title
US7129923B2 (en) Active matrix display device
US6839097B2 (en) Liquid crystal display with electrostatic protection circuits
US4406997A (en) Method and means for minimizing the effect of short circuits in flat panel displays
JPH0359522A (en) Liquid crystal display device
JP3205155B2 (en) Liquid crystal display
JPH08179351A (en) Array substrate for display device
JPH0333724A (en) Liquid crystal display device
KR0182016B1 (en) Thin film transistor substrate for liquid crystal display
US5546204A (en) TFT matrix liquid crystal device having data source lines and drain means of etched and doped single crystal silicon
KR950008938B1 (en) Liquid crystal display
JPH10213816A (en) Active matrix type liquid crystal display device
JP3555688B2 (en) Monolithic driver array
US5396353A (en) Opto-electrical apparatus employing lateral MIM device pairs
JPH0356942A (en) Liquid crystal display device
KR100430798B1 (en) Thin Film Transistor Board for Liquid Crystal Display
JPH0359534A (en) liquid crystal display device
JPH02234127A (en) Liquid crystal display device
JPH0358027A (en) liquid crystal display device
JPH02184823A (en) Active matrix liquid crystal display device
JP2851305B2 (en) Liquid crystal display
JPS63183484A (en) Matrix type display device
JP3072577B2 (en) LCD panel
JPH03196019A (en) Matrix type display device
JPH03249624A (en) Manufacture of liquid crystal display device
JPH05323370A (en) Active matrix type liquid crystal display element

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19920601

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19920601

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19950206

Patent event code: PE09021S01D

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19950713

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19951027

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19960116

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19960116

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19980721

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 19990721

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20000714

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20010706

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20020708

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20030707

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20040709

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20050705

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20060727

Start annual number: 12

End annual number: 12

PR1001 Payment of annual fee

Payment date: 20070724

Start annual number: 13

End annual number: 13

PR1001 Payment of annual fee

Payment date: 20080729

Start annual number: 14

End annual number: 14

PR1001 Payment of annual fee

Payment date: 20090713

Start annual number: 15

End annual number: 15

PR1001 Payment of annual fee

Payment date: 20100714

Start annual number: 16

End annual number: 16

FPAY Annual fee payment

Payment date: 20110719

Year of fee payment: 17

PR1001 Payment of annual fee

Payment date: 20110719

Start annual number: 17

End annual number: 17

EXPY Expiration of term
PC1801 Expiration of term