[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

KR102420071B9 - Method for automating semiconductor design based on artifitial intelligence - Google Patents

Method for automating semiconductor design based on artifitial intelligence

Info

Publication number
KR102420071B9
KR102420071B9 KR1020210159381A KR20210159381A KR102420071B9 KR 102420071 B9 KR102420071 B9 KR 102420071B9 KR 1020210159381 A KR1020210159381 A KR 1020210159381A KR 20210159381 A KR20210159381 A KR 20210159381A KR 102420071 B9 KR102420071 B9 KR 102420071B9
Authority
KR
South Korea
Prior art keywords
artifitial
automating
intelligence
design based
semiconductor design
Prior art date
Application number
KR1020210159381A
Other languages
Korean (ko)
Other versions
KR102420071B1 (en
Inventor
박진우
명우식
우경민
임지윤
Original Assignee
주식회사 마키나락스
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 마키나락스 filed Critical 주식회사 마키나락스
Priority to KR1020210159381A priority Critical patent/KR102420071B1/en
Priority to KR1020220083785A priority patent/KR20230073074A/en
Application granted granted Critical
Publication of KR102420071B1 publication Critical patent/KR102420071B1/en
Publication of KR102420071B9 publication Critical patent/KR102420071B9/en
Priority to US17/986,167 priority patent/US11734484B2/en

Links

KR1020210159381A 2021-11-18 2021-11-18 Method for automating semiconductor design based on artifitial intelligence KR102420071B1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1020210159381A KR102420071B1 (en) 2021-11-18 2021-11-18 Method for automating semiconductor design based on artifitial intelligence
KR1020220083785A KR20230073074A (en) 2021-11-18 2022-07-07 Method for automating semiconductor design based on artifitial intelligence
US17/986,167 US11734484B2 (en) 2021-11-18 2022-11-14 Method for automating semiconductor design based on artificial intelligence

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020210159381A KR102420071B1 (en) 2021-11-18 2021-11-18 Method for automating semiconductor design based on artifitial intelligence

Related Child Applications (1)

Application Number Title Priority Date Filing Date
KR1020220083785A Division KR20230073074A (en) 2021-11-18 2022-07-07 Method for automating semiconductor design based on artifitial intelligence

Publications (2)

Publication Number Publication Date
KR102420071B1 KR102420071B1 (en) 2022-07-12
KR102420071B9 true KR102420071B9 (en) 2022-09-20

Family

ID=82420050

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020210159381A KR102420071B1 (en) 2021-11-18 2021-11-18 Method for automating semiconductor design based on artifitial intelligence

Country Status (1)

Country Link
KR (1) KR102420071B1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116562218B (en) * 2023-05-05 2024-02-20 之江实验室 Method and system for realizing layout planning of rectangular macro-cells based on reinforcement learning
KR102645072B1 (en) * 2023-05-31 2024-03-08 주식회사 애자일소다 Post processing apparatus and method for optimizing pin direction of macro

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001051968A (en) * 1999-08-05 2001-02-23 Fuji Xerox Co Ltd Neural network constructing method and neural network processor
JP6007430B2 (en) * 2015-05-20 2016-10-12 大澤　昇平 Machine learning model design support device, machine learning model design support method, program for machine learning model design support device
JP6801383B2 (en) * 2016-11-07 2020-12-16 富士通株式会社 Design support programs, design support methods, and information processing equipment
CN110998585B (en) * 2017-06-22 2024-07-16 株式会社半导体能源研究所 Layout design system and layout design method

Also Published As

Publication number Publication date
KR102420071B1 (en) 2022-07-12

Similar Documents

Publication Publication Date Title
SG10201905294RA (en) Wafer processing method
SG10201904699RA (en) Wafer processing method
KR102420071B9 (en) Method for automating semiconductor design based on artifitial intelligence
SG10202000576QA (en) Wafer processing method
SG10202006736YA (en) Wafer processing method
SG10201906678TA (en) Wafer processing method
SG10201905935VA (en) Wafer processing method
SG10202004876YA (en) Wafer processing method
SG10201912832SA (en) Wafer processing method
SG10201905936RA (en) Wafer processing method
SG10201904719TA (en) Wafer processing method
SG11202007538QA (en) Method for polishing a semiconductor wafer
SG10202009952SA (en) Wafer processing method
SG10202003482RA (en) Wafer processing method
SG10202002647RA (en) Wafer processing method
SG10202000574XA (en) Wafer processing method
SG10201906897SA (en) Wafer processing method
SG10201906896QA (en) Wafer processing method
SG10201904710UA (en) Wafer processing method
SG10202010592VA (en) Wafer processing method
SG10202009949PA (en) Wafer processing method
SG10202009948YA (en) Wafer processing method
SG10202009268SA (en) Wafer processing method
SG10202008571TA (en) Wafer processing method
SG10202005660XA (en) Wafer processing method

Legal Events

Date Code Title Description
E701 Decision to grant or registration of patent right
A107 Divisional application of patent
GRNT Written decision to grant
G170 Re-publication after modification of scope of protection [patent]