[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

KR100920000B1 - Contact formation method of semiconductor device - Google Patents

Contact formation method of semiconductor device Download PDF

Info

Publication number
KR100920000B1
KR100920000B1 KR1020020084654A KR20020084654A KR100920000B1 KR 100920000 B1 KR100920000 B1 KR 100920000B1 KR 1020020084654 A KR1020020084654 A KR 1020020084654A KR 20020084654 A KR20020084654 A KR 20020084654A KR 100920000 B1 KR100920000 B1 KR 100920000B1
Authority
KR
South Korea
Prior art keywords
forming
polysilicon layer
contact
active region
semiconductor substrate
Prior art date
Application number
KR1020020084654A
Other languages
Korean (ko)
Other versions
KR20040057834A (en
Inventor
이준현
류혁현
Original Assignee
매그나칩 반도체 유한회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 매그나칩 반도체 유한회사 filed Critical 매그나칩 반도체 유한회사
Priority to KR1020020084654A priority Critical patent/KR100920000B1/en
Publication of KR20040057834A publication Critical patent/KR20040057834A/en
Application granted granted Critical
Publication of KR100920000B1 publication Critical patent/KR100920000B1/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

본 발명은 컨택과 액티브와의 마진(margin)을 확보할 수 있는 반도체 소자의 컨택 형성 방법을 제공한다. 본 발명의 컨택 형성방법은 필드산화막에 의해 액티브영역과 필드영역으로 구분된 반도체기판을 준비하는 단계와, 반도체기판 상에 폴리실리콘층을 증착하는 단계와, 폴리실리콘층 상에, 액티브영역과 필드영역의 경계부를 덮는 포토레지스트 패턴을 형성하는 단계와, 포토레지스트 패턴을 마스크로 액티브영역과 필드영역의 경계부에 폴리실리콘층이 잔류하도록 폴리실리콘층을 식각하는 단계와, 반도체기판의 액티브영역 및 잔류하는 폴리실리콘층을 실리사이드화하는 단계, 및 실리사이드화된 반도체기판의 전면에 층간절연막을 형성하는 단계를 포함한다.The present invention provides a method for forming a contact of a semiconductor device capable of securing a margin between a contact and an active. The method for forming a contact of the present invention comprises preparing a semiconductor substrate divided into an active region and a field region by a field oxide film, depositing a polysilicon layer on the semiconductor substrate, and forming an active region and a field on the polysilicon layer. Forming a photoresist pattern covering the boundary of the region, etching the polysilicon layer so that the polysilicon layer remains at the boundary between the active region and the field region using the photoresist pattern as a mask, and the active region and the residue of the semiconductor substrate Silicidating the polysilicon layer, and forming an interlayer insulating film on the entire surface of the silicided semiconductor substrate.

살리사이드, PMD, STI, 컨택Salicide, PMD, STI, Contact

Description

반도체 소자의 컨택 형성 방법{METHOD FOR FORMING CONTACT OF SEMICONDUCTOR DEVICE} TECHNICAL FOR FORMING CONTACT OF SEMICONDUCTOR DEVICE             

도 1a 내지 도 1j는 종래 기술에 따른 반도체 소자의 컨택 형성을 설명하기 위하여 도시된 단면도들이다. 1A to 1J are cross-sectional views illustrating a contact formation of a semiconductor device according to the prior art.

도 2a 내지 도 2c는 본 발명의 바람직한 실시예에 따른 반도체 소자의 컨택을 형성하는 방법을 설명하기 위하여 도시된 단면도들이다.
2A to 2C are cross-sectional views illustrating a method of forming a contact of a semiconductor device according to a preferred embodiment of the present invention.

- 도면의 주요부분에 대한 부호의 설명 -   -Explanation of symbols for the main parts of the drawings-

200 : 반도체 기판 210 : 필드 산화막200: semiconductor substrate 210: field oxide film

211 : 얇은 폴리층 211: thin poly layer

220 : 액티브 영역 상에 형성된 살리사이드층220: salicide layer formed on the active region

221 : 얇은 폴리층 상에 형성된 살리사이드층221: salicide layer formed on a thin poly layer

222 : BLC 질화막 230 : PMD 층 222 BLC nitride film 230 PMD layer

231 : 컨택홀231: contact hole

본 발명은 반도체 소자에 관한 것으로서, 보다 상세하게는 STI(shallow trench isolation) 및 BLC(borderless contact) 구조를 갖는 반도체 소자의 컨택을 형성하는 방법에 관한 것이다.
일반적으로 사용되는 현행 반도체 소자의 제조 공정 중에서 아이솔레이션 공정인 STI 공정 및 BLC 공정을 진행하는 전형적인 방법을 도 1a 내지 도 1j에 도시하였다. The present invention relates to a semiconductor device, and more particularly, to a method of forming a contact of a semiconductor device having a shallow trench isolation (STI) and borderless contact (BLC) structures.
1A to 1J illustrate typical methods of performing an STI process and a BLC process, which are isolation processes, of the current semiconductor device manufacturing process.

삭제delete

먼저, 도 1a 및 도 1b에 도시된 바와 같이, 실리콘 기판(10) 상에 패드 산화막(12), 질화막(14) 및 포토레지스트(16)를 순차적으로 형성한 후, 패터닝을 진행한 다음 CHF3/CF4/O2/Ar 가스의 조합으로 활성화된 플라즈마로 질화막(14)을 건식 식각한다. 물론, 이들 가스의 조합에 CxFx 등을 포함할 수 있다. 여기서, CxFx는 C4F8, C2F6, C5F8 등을 의미한다. First, as shown in Figs. 1a and 1b, which proceeds after the formation of the silicon substrate 10, pad oxide layer 12, nitride film 14 and photoresist 16 on a sequentially patterning following CHF 3 The nitride film 14 is dry-etched with a plasma activated by a combination of / CF 4 / O 2 / Ar gas. Of course, the combination of these gases may include CxFx and the like. Here, CxFx means C 4 F 8 , C 2 F 6 , C 5 F 8 , and the like.

이어서, 도 1c에 도시된 바와 같이, 식각된 질화막(14)를 마스크로 이용하여 실리콘 기판(10)을 STI 건식 식각한다. STI 건식 식각은 Cl2/O2/Ar 가스 등의 종합으로 활성화된 플라즈마로 건식 식각을 진행한다. 물론, 이들 가스의 조합에 Hx 등의 가스가 포함될 수도 있다. 그런 다음, 산화를 진행하면 실리콘 기판(10)과 패드 산화막(12) 사이의 경계면의 실리콘이 산화가 되어 약간의 굴곡(rounding)이 형성된다. Subsequently, as shown in FIG. 1C, the silicon substrate 10 is STI dry-etched using the etched nitride film 14 as a mask. STI dry etching is performed by dry etching with a plasma activated by the synthesis of Cl 2 / O 2 / Ar gas. Of course, a gas such as Hx may be included in the combination of these gases. Then, when the oxidation proceeds, the silicon at the interface between the silicon substrate 10 and the pad oxide film 12 is oxidized to form some rounding.

그런 다음, 도 1d에 도시된 바와 같이, 평탄화 산화막(15)을 증착한다. 물론, 평탄화 산화막(15)은 증착시 STI 영역을 충분히 채울 수 있도록 높게 증착한다. Then, as shown in Fig. 1D, a planarized oxide film 15 is deposited. Of course, the planarization oxide film 15 is deposited high enough to fill the STI region during deposition.

이어서, 도 1e에 도시된 바와 같이, 화학적 기계적 연마(chemical mechanical polishing; CMP) 공정을 진행하여 질화막(14)의 일부를 남기고 평탄화를 시킨다. 이러한 결과, 평탄화된 산화막(18)이 STI 내부에 모두 채워지게 된다.
그리고, 도 1f에 도시된 바와 같이, 남아있는 질화막(14)을 제거한다. 질화막(14)의 제거는 H3PO4 등으로 제거한다. 이는 산화막과의 선택비가 우수한 특성을 보이기 때문에 평탄화 산화막(18)과 패드 산화막(12)은 약간 제거된다. Subsequently, as shown in FIG. 1E, a chemical mechanical polishing (CMP) process is performed to planarize while leaving a portion of the nitride film 14. As a result, the planarized oxide film 18 is completely filled in the STI.
Then, as shown in Fig. 1F, the remaining nitride film 14 is removed. The nitride film 14 is removed by H 3 PO 4 or the like. Since the selectivity with respect to the oxide film is excellent, the planarization oxide film 18 and the pad oxide film 12 are slightly removed.

삭제delete

도 1g 및 도 1h에 도시된 바와 같이, 트랜지스터 구조를 형성한 다음 살리사이드(salicide) 또는 코발트-살리사이드(Co-salicide)로 이루어진 층(20)을 형성한 다음 BLC(borderless contact) 질화막(22)를 증착한다. BLC 질화막(22)은 컨택 식각시 필드 부위의 산화막 손실을 최소화하기 위해서 컨택 식각 방지막(contact etch stop layer)으로 사용되는 것이므로 질화막이외 식각 방지막으로 사용 가능한 모든 물질의 사용이 가능하다. As shown in FIGS. 1G and 1H, a transistor structure is formed, followed by a layer 20 of salicide or cobalt-salicide, followed by a borderless contact nitride film 22. E). Since the BLC nitride layer 22 is used as a contact etch stop layer in order to minimize the loss of an oxide layer at the field during contact etching, all materials usable as the etch stop layer other than the nitride layer may be used.

이어서, 도 1i에 도시된 바와 같이, PMD(poly-metal-dielectric) 층(23)을 증착한 다음 포토레지스트(21)을 도포한 후 컨택 마스크로 패터닝한다. Subsequently, as shown in FIG. 1I, a poly-metal-dielectric (PMD) layer 23 is deposited and then photoresist 21 is applied and then patterned with a contact mask.                         

그리고 나서, 도 1j에 도시된 바와 같이, CHF3/CF4/O2/Ar 가스의 조합으로 활성화된 플라즈마로 BLC 건식 식각을 진행한다. 물론, 이들 가스의 조합에 CxFx 등을 포함할 수 있다. 여기서, CxFx는 C4F8, C2F6, C5F8 등을 의미한다. BLC 질화막(22)을 식각 방지막으로 사용하여 컨택 식각에서 1차로 PMD 층(23)을 BLC 질화막(22)의 상부가 노출될 때까지 식각한다. 그리고, BLC 질화막(22)의 식각을 진행한다. 컨택 식각 방지막을 사용하지 않을 경우 필드 부위의 산화막의 식각이 진행되어 정션 누설이 발생할 수가 있기 때문에 식각 방지막은 사용하여야 한다. BLC 컨택 부위에는 디자인 마진(design margin)이 부족하여 액티브와 필드가 동시에 존재하고 액티브의 접촉 면적이 상대적으로 작아지게 되어 컨택 저항이 높게 나오는 문제점이 있다. Then, as shown in FIG. 1J, BLC dry etching is performed with the activated plasma using a combination of CHF 3 / CF 4 / O 2 / Ar gas. Of course, the combination of these gases may include CxFx and the like. Here, CxFx means C 4 F 8 , C 2 F 6 , C 5 F 8 , and the like. Using the BLC nitride film 22 as an etch stop layer, the PMD layer 23 is first etched in contact etching until the upper portion of the BLC nitride film 22 is exposed. Then, the BLC nitride film 22 is etched. If the contact etch barrier is not used, the etch barrier should be used since the etch of the oxide layer in the field may proceed and junction leakage may occur. In the BLC contact region, a design margin is insufficient, so that the active and the field exist at the same time, and the contact area of the active becomes relatively small, resulting in high contact resistance.

본 발명은 상기와 같은 문제점을 해결하기 위해 창작된 것으로서, 본 발명의 목적은 컨택과 액티브와의 마진(margin)을 확보할 수 있는 반도체 소자의 컨택 형성 방법을 제공하는 것이다.The present invention was made to solve the above problems, and an object of the present invention is to provide a method for forming a contact of a semiconductor device capable of securing a margin between the contact and the active.

상기와 같은 목적을 실현하기 위한 본 발명은, 필드산화막에 의해 액티브영역과 필드영역으로 구분된 반도체기판을 준비하는 단계와, 반도체기판 상에 폴리실리콘층을 증착하는 단계와, 폴리실리콘층 상에, 액티브영역과 필드영역의 경계부를 덮는 포토레지스트 패턴을 형성하는 단계와, 포토레지스트 패턴을 마스크로 액티브영역과 필드영역의 경계부에 폴리실리콘층이 잔류하도록 폴리실리콘층을 식각하는 단계와, 반도체기판의 액티브영역 및 잔류하는 폴리실리콘층을 실리사이드화하는 단계, 및 실리사이드화된 반도체기판의 전면에 층간절연막을 형성하는 단계를 포함하는 것을 특징으로 하는 반도체 소자의 컨택 형성 방법을 제공한다.
상기 층간절연막을 형성하는 단계 후에, 상기 층간절연막을 식각하여 상기 액티브영역의 일부를 노출하는 컨택홀을 형성하는 단계를 더 포함할 수 있다.
상기 액티브영역 및 폴리실리콘층을 실리사이드화하는 단계 후 상기 층간절연막을 형성하기 전에, 실리사이드가 형성된 반도체기판 상에 질화막을 형성하는 단계를 더 포함할 수 있다.The present invention for achieving the above object, the step of preparing a semiconductor substrate divided into an active region and a field region by a field oxide film, the step of depositing a polysilicon layer on the semiconductor substrate, on the polysilicon layer Forming a photoresist pattern covering the boundary between the active region and the field region, etching the polysilicon layer so that the polysilicon layer remains at the boundary between the active region and the field region using the photoresist pattern as a mask, and the semiconductor substrate Silicidating the active region and the remaining polysilicon layer, and forming an interlayer dielectric film on the entire surface of the silicided semiconductor substrate.
After forming the interlayer insulating layer, the method may further include forming a contact hole exposing a portion of the active region by etching the interlayer insulating layer.
The method may further include forming a nitride film on the silicide-formed semiconductor substrate after forming the active region and the polysilicon layer and before forming the interlayer insulating layer.

이하, 본 발명의 바람직한 실시예를 첨부된 도면을 참조하여 설명한다. 또한 본 실시예는 본 발명의 권리범위를 한정하는 것은 아니고, 단지 예시로 제시된 것이다.Hereinafter, exemplary embodiments of the present invention will be described with reference to the accompanying drawings. In addition, this embodiment is not intended to limit the scope of the present invention, but is presented by way of example only.

도 2a 내지 도 2c는 본 발명의 바람직한 실시예에 따른 반도체 소자의 컨택 형성 방법을 설명하기 위하여 도시된 단면도들이다. 2A to 2C are cross-sectional views illustrating a method for forming a contact of a semiconductor device according to an exemplary embodiment of the present invention.

도 2a에 도시된 바와 같이, 통상의 STI 필드산화막을 형성하는 방법을 사용하여, 실리콘 기판(200) 상에 패드 산화막과 질화막을 증착하고 포토레지스트를 도포한 다음 패터닝을 진행한다. 그리고, 질화막을 건식 식각한 후 STI 건식 식각을 진행한다. 이어서, 실리콘 산화를 진행하여 약간의 코너 라운딩(corner rounding)을 실시한 다음 평탄화 산화막을 증착시킨다. 다음 단계로, CMP를 진행하고 질화막을 제거한다. 이러한 기본적인 공정을 진행하여 필드산화막(210)이 형성된 반도체기판 상에 폴리실리콘층을 증착한 다음, 폴리실리콘층 패턴(211)을 형성한다. 폴리실리콘층 패턴(211)은 폴리실리콘층 상에 포토레지스트 패턴을 형성한 다음, 포토레지스트 패턴을 마스크로 폴리실리콘층에 대해 건식 식각을 진행하여 트렌치 영역에 채워진 필드산화막(210)의 코너, 즉 액티브영역과 필드영역의 경계부에 형성한다.As shown in FIG. 2A, using a conventional method of forming an STI field oxide film, a pad oxide film and a nitride film are deposited on a silicon substrate 200, a photoresist is applied, and then patterning is performed. After the dry etching of the nitride film, the STI dry etching is performed. Subsequently, silicon oxidation is performed to perform some corner rounding to deposit a planarized oxide film. In the next step, CMP is progressed and the nitride film is removed. The basic process is performed to deposit a polysilicon layer on the semiconductor substrate on which the field oxide film 210 is formed, and then form the polysilicon layer pattern 211. The polysilicon layer pattern 211 may form a photoresist pattern on the polysilicon layer, and then dry-etch the polysilicon layer using the photoresist pattern as a mask, that is, the corner of the field oxide film 210 filled in the trench region, that is, It is formed at the boundary between the active area and the field area.

이어서, 도 2b에 도시된 바와 같이, 살리사이드를 형성함으로써, 액티브 영역 상부에 살리사이드층을 형성하고 폴리실리콘층 패턴 상부에 형성된 살리사이드층(221)이 연결되기 때문에 폴리실리콘층 패턴에 형성된 살리사이드층(221) 까지 액티브 영역으로 사용할 수가 있게 되어 액티브 영역이 넓어지는 효과를 얻게 된다. 그 후에 BLC 질화막(222)을 증착한다. Subsequently, as shown in FIG. 2B, by forming a salicide, a salicide layer is formed on the active region and the salicide layer 221 formed on the polysilicon layer pattern is connected to the salicide formed on the polysilicon layer pattern. Since the side layer 221 can be used as an active region, the active region can be widened. Thereafter, the BLC nitride film 222 is deposited.

다음 단계로, 도 2c에 도시된 바와 같이, PMD(pre-metal-dielectric) 층(230)을 증착한 다음에 포토레지스트를 형성한 후 패터닝을 한다. 이어서, 패터닝된 포토레지스트를 이용하여 컨택 건식 식각을 진행하여 컨택홀(231)을 형성한다. 종래의 방법에서는, BLC의 문제인 액티브와 컨택되는 마진이 부족하여 액티브와 필드를 동시에 걸쳐서 패턴이 진행이 되는 것이 문제가 되었지만, 본 발명의 바람직한 실시예에서는 필드 영역에 액티브와 연결된 살리사이드가 형성이 되어 있기 때문에 컨택 건식 식각을 진행시 살리사이드 위로만(즉, 도면에서 원으로 표시된 232 영역) 패턴이 진행되어 필드 산화막(210)의 손실이 없게 된다. Next, as shown in FIG. 2C, the pre-metal-dielectric (PMD) layer 230 is deposited and then patterned after forming a photoresist. Then, the contact dry etching is performed using the patterned photoresist to form the contact hole 231. In the conventional method, there is a problem that the pattern progresses across the active and the field at the same time due to the lack of the active contact, which is a problem of the BLC, but in the preferred embodiment of the present invention, the formation of the salicide connected to the active in the field region is difficult. As a result, during the dry etching of the contact, the pattern proceeds only over the salicide (that is, 232 region indicated by a circle in the drawing), so that there is no loss of the field oxide film 210.

또한, 필드 산화막(210)의 손실이 없기 때문에 정션 누설 등을 방지할 수가 있게 된다. 그리고, 살리사이드 부위에 컨택이 형성이 되기 때문에 BLC 질화막(222)을 사용하지 않아도 된다. 즉, 본 발명의 바람직한 실시예에서 BLC 질화막(222)를 사용하는 것으로 나타내었지만, 사용하지 않아도 본 발명의 목적을 수 행할 수 있다.
In addition, since there is no loss of the field oxide film 210, it is possible to prevent junction leakage and the like. Since the contact is formed at the salicide region, the BLC nitride film 222 may not be used. That is, although the BLC nitride film 222 is shown as being used in the preferred embodiment of the present invention, the object of the present invention can be performed without using it.

상기한 바와 같이, 본 발명은 BLC(borderless contact) 부위의 액티브 영역이 증가하여 컨택 저항이 감소하는 효과가 있다. As described above, the present invention has the effect of decreasing the contact resistance by increasing the active area of the borderless contact (BLC) region.

또한, 본 발명은 BLC 부위에서 발생할 수 있는 정션 누설(junction leakage)를 방지할 수 있는 효과를 얻게된다. In addition, the present invention obtains the effect of preventing the junction leakage (junction leakage) that may occur in the BLC region.

그리고, 컨택과 액티브 영역과의 공정 마진이 없는 경우에, 본 발명을 사용하면 액티브 영역을 확보할 수 있는 장점이 있다. In the case where there is no process margin between the contact and the active region, the present invention has an advantage of securing an active region.

Claims (7)

필드산화막에 의해 액티브영역과 필드영역으로 구분된 반도체기판을 준비하는 단계;Preparing a semiconductor substrate divided into an active region and a field region by a field oxide film; 상기 반도체기판 상에 폴리실리콘층을 증착하는 단계;Depositing a polysilicon layer on the semiconductor substrate; 상기 폴리실리콘층 상에, 상기 액티브영역과 필드영역의 경계부를 덮는 포토레지스트 패턴을 형성하는 단계;Forming a photoresist pattern on the polysilicon layer, covering a boundary between the active region and the field region; 상기 포토레지스트 패턴을 마스크로, 상기 액티브영역과 필드영역의 경계부에 폴리실리콘층이 잔류하도록 상기 폴리실리콘층을 식각하는 단계;Etching the polysilicon layer using the photoresist pattern as a mask so that the polysilicon layer remains at a boundary between the active region and the field region; 상기 반도체기판의 액티브영역 및 잔류하는 폴리실리콘층을 실리사이드화하는 단계; 및Silicifying the active region of the semiconductor substrate and the remaining polysilicon layer; And 실리사이드화된 상기 반도체기판의 전면에 층간절연막을 형성하는 단계를 포함하는 것을 특징으로 하는 반도체 소자의 컨택 형성 방법.Forming an interlayer insulating film on the entire surface of the silicided semiconductor substrate. 제1항에 있어서,The method of claim 1, 상기 층간절연막을 형성하는 단계 후에,After forming the interlayer insulating film, 상기 층간절연막을 식각하여 상기 액티브영역의 일부를 노출하는 컨택홀을 형성하는 단계를 더 포함하는 것을 특징으로 하는 반도체 소자의 컨택 형성 방법.And forming a contact hole exposing a portion of the active region by etching the interlayer insulating layer. 삭제delete 제1항에 있어서, The method of claim 1, 상기 액티브영역 및 폴리실리콘층을 실리사이드화하는 단계 후 상기 층간절연막을 형성하기 전에,After forming the active region and the polysilicon layer, before forming the interlayer insulating film, 실리사이드가 형성된 반도체기판 상에 질화막을 형성하는 단계를 더 포함하는 것을 특징으로 하는 반도체 소자의 컨택 형성 방법.And forming a nitride film on the semiconductor substrate on which the silicide is formed. 삭제delete 삭제delete 삭제delete
KR1020020084654A 2002-12-26 2002-12-26 Contact formation method of semiconductor device KR100920000B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020020084654A KR100920000B1 (en) 2002-12-26 2002-12-26 Contact formation method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020020084654A KR100920000B1 (en) 2002-12-26 2002-12-26 Contact formation method of semiconductor device

Publications (2)

Publication Number Publication Date
KR20040057834A KR20040057834A (en) 2004-07-02
KR100920000B1 true KR100920000B1 (en) 2009-10-05

Family

ID=37350382

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020020084654A KR100920000B1 (en) 2002-12-26 2002-12-26 Contact formation method of semiconductor device

Country Status (1)

Country Link
KR (1) KR100920000B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101158061B1 (en) * 2004-12-14 2012-06-18 매그나칩 반도체 유한회사 Method for forming Contact Hole of Semiconductor Device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19990033869A (en) * 1997-10-27 1999-05-15 윤종용 Method for forming self-aligned contact of semiconductor device
KR20000073505A (en) * 1999-05-11 2000-12-05 황인길 a manufacturing method of contact holes of semiconductor devices
KR20010083727A (en) * 2000-02-21 2001-09-01 박종섭 Contact hole and fabricating method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19990033869A (en) * 1997-10-27 1999-05-15 윤종용 Method for forming self-aligned contact of semiconductor device
KR20000073505A (en) * 1999-05-11 2000-12-05 황인길 a manufacturing method of contact holes of semiconductor devices
KR20010083727A (en) * 2000-02-21 2001-09-01 박종섭 Contact hole and fabricating method thereof

Also Published As

Publication number Publication date
KR20040057834A (en) 2004-07-02

Similar Documents

Publication Publication Date Title
US6303447B1 (en) Method for forming an extended metal gate using a damascene process
US5950093A (en) Method for aligning shallow trench isolation
US6653194B1 (en) Method for forming contact hole in semiconductor device
US6727150B2 (en) Methods of forming trench isolation within a semiconductor substrate including, Tshaped trench with spacers
US20070161253A1 (en) Method of fabricating a trench isolation layer in a semiconductor device
KR100920000B1 (en) Contact formation method of semiconductor device
KR100619394B1 (en) Method for preventing dishing of semiconductor devices
KR100680948B1 (en) Storage node contact formation method of semiconductor device
KR100760829B1 (en) Dual trench device isolation process using active area etching process and manufacturing method of flash memory device
KR20030002709A (en) Method for forming an isolation film in a flash memory device
US6972242B2 (en) Methods to fabricate semiconductor devices
KR100670652B1 (en) Method for forming contact plug of semiconductor device
KR100923760B1 (en) Device Separating Method of Semiconductor Device
KR100567028B1 (en) How to improve the profile of shallow trench isolation using oxidation
KR100532839B1 (en) Method for manufacturing shallow trench of semiconductor device
KR100586072B1 (en) How to Improve Moat in Shallow Trench Isolation Corners
KR100607331B1 (en) Bit line formation method of semiconductor device
KR100223825B1 (en) Method of forming an element isolation region in a semiconductor device
KR100261867B1 (en) Gate electrode of MOS transistor and formation method thereof
KR100281140B1 (en) Manufacturing Method of Semiconductor Device
KR100944667B1 (en) ST edge edge prevention method
KR20060007804A (en) Drain contact forming method of flash memory device
KR20050019616A (en) Method of fabricating a transistor having recessed channel in integrated circuit device and the transistor having recessed channel in integrated circuit device fabricated by the same
KR19980021235A (en) Manufacturing method of semiconductor device
KR20040042562A (en) Shallow trench isolation process

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 20021226

PG1501 Laying open of application
N231 Notification of change of applicant
PN2301 Change of applicant

Patent event date: 20041006

Comment text: Notification of Change of Applicant

Patent event code: PN23011R01D

A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20071226

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 20021226

Comment text: Patent Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20090326

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20090910

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20090925

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20090928

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
FPAY Annual fee payment

Payment date: 20120823

Year of fee payment: 4

PR1001 Payment of annual fee

Payment date: 20120823

Start annual number: 4

End annual number: 4

FPAY Annual fee payment

Payment date: 20130821

Year of fee payment: 5

PR1001 Payment of annual fee

Payment date: 20130821

Start annual number: 5

End annual number: 5

FPAY Annual fee payment

Payment date: 20140820

Year of fee payment: 6

PR1001 Payment of annual fee

Payment date: 20140820

Start annual number: 6

End annual number: 6

FPAY Annual fee payment

Payment date: 20150818

Year of fee payment: 7

PR1001 Payment of annual fee

Payment date: 20150818

Start annual number: 7

End annual number: 7

FPAY Annual fee payment

Payment date: 20160817

Year of fee payment: 8

PR1001 Payment of annual fee

Payment date: 20160817

Start annual number: 8

End annual number: 8

FPAY Annual fee payment

Payment date: 20170818

Year of fee payment: 9

PR1001 Payment of annual fee

Payment date: 20170818

Start annual number: 9

End annual number: 9

FPAY Annual fee payment

Payment date: 20180820

Year of fee payment: 10

PR1001 Payment of annual fee

Payment date: 20180820

Start annual number: 10

End annual number: 10

FPAY Annual fee payment

Payment date: 20190819

Year of fee payment: 11

PR1001 Payment of annual fee

Payment date: 20190819

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20210803

Start annual number: 13

End annual number: 13

PC1903 Unpaid annual fee

Termination category: Default of registration fee

Termination date: 20230706