[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

KR100692676B1 - A preventive circuit of lcd preventing irregular operation caused by voltage-breakdown - Google Patents

A preventive circuit of lcd preventing irregular operation caused by voltage-breakdown Download PDF

Info

Publication number
KR100692676B1
KR100692676B1 KR1020000037114A KR20000037114A KR100692676B1 KR 100692676 B1 KR100692676 B1 KR 100692676B1 KR 1020000037114 A KR1020000037114 A KR 1020000037114A KR 20000037114 A KR20000037114 A KR 20000037114A KR 100692676 B1 KR100692676 B1 KR 100692676B1
Authority
KR
South Korea
Prior art keywords
voltage
liquid crystal
crystal display
driving
circuit
Prior art date
Application number
KR1020000037114A
Other languages
Korean (ko)
Other versions
KR20020002803A (en
Inventor
임호남
권태혁
신섭
장대용
Original Assignee
비오이 하이디스 테크놀로지 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 비오이 하이디스 테크놀로지 주식회사 filed Critical 비오이 하이디스 테크놀로지 주식회사
Priority to KR1020000037114A priority Critical patent/KR100692676B1/en
Publication of KR20020002803A publication Critical patent/KR20020002803A/en
Application granted granted Critical
Publication of KR100692676B1 publication Critical patent/KR100692676B1/en

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/04—Display protection
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3696—Generation of voltages supplied to electrode drivers

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

액정표시장치의 전압강하 오동작 방지회로는, TFT-LCD용 타이밍 제어기의 동작전압이 일정값 이하로 떨어질 경우 화면을 블랙상태로 표시함으로써 화면을 보호하는 회로에 관한 것이다.The voltage drop malfunction preventing circuit of the liquid crystal display device relates to a circuit which protects the screen by displaying the screen in a black state when the operating voltage of the timing controller for the TFT-LCD falls below a predetermined value.

본 방지회로는, 기준전압을 발생시켜 출력하는 전압분배부, 구동전압을 발생시키는 구동전압발생부, 기준전압과 구동전압을 비교하는 비교기 및, 비교결과에 따라 디스플레이화면을 변화시키기 위한 데이타신호를 출력하는 타임제어부를 포함하고 있다. The prevention circuit includes a voltage divider for generating and outputting a reference voltage, a drive voltage generator for generating a drive voltage, a comparator for comparing the reference voltage and a drive voltage, and a data signal for changing the display screen according to the comparison result. It includes a time control unit for outputting.

따라서 본 발명은 동작전압이 어떠한 임계값 이하로 떨어질 경우 화면을 블랙상태로 표시함으로써, 불안정한 동작전압에 따른 문제점을 해결하여 디스플레이를 안정적으로 수행하는 효과가 있다.Therefore, the present invention displays the screen in a black state when the operating voltage drops below a certain threshold, thereby solving the problems caused by the unstable operating voltage, thereby stably performing the display.

Description

액정표시장치의 전압강하 오동작 방지회로{A PREVENTIVE CIRCUIT OF LCD PREVENTING IRREGULAR OPERATION CAUSED BY VOLTAGE-BREAKDOWN}Voltage drop malfunction prevention circuit of liquid crystal display device {A PREVENTIVE CIRCUIT OF LCD PREVENTING IRREGULAR OPERATION CAUSED BY VOLTAGE-BREAKDOWN}

도 1은 본 발명의 일실시예에 따른 액정표시장치의 전압강하 오동작 방지회로를 나타낸 도면.1 is a diagram illustrating a voltage drop malfunction preventing circuit of a liquid crystal display according to an exemplary embodiment of the present invention.

도 2는 본 전압강하 오동작 방지회로의 타임제어부에 포함되는 데이터조정단의 회로도.2 is a circuit diagram of a data adjustment stage included in the time control section of the present voltage drop malfunction prevention circuit.

도 3은 도 1의 타임제어부의 동작을 설명하기 위한 인가되는 신호를 나타낸 도면.FIG. 3 is a diagram illustrating an applied signal for explaining an operation of the time control unit of FIG. 1. FIG.

< 도면의 주요 부분에 대한 부호의 설명 ><Description of Symbols for Main Parts of Drawings>

10 : 전압분배부 20 : 구동전압발생부10: voltage divider 20: drive voltage generator

30 : 비교기 40 : 타임제어부30: comparator 40: time control unit

본 발명은 액정표시장치(Liquid Crystal Display; 이하 'LCD'라 함)의 동작회로에 관한 것으로, 자세하게는 TFT-LCD용 타이밍 제어기의 동작전압이 일정값 이하로 떨어질 경우 화면을 블랙상태로 표시함으로써 화면을 보호하기 위한, 액정표 시장치의 전압강하 오동작 방지회로에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an operation circuit of a liquid crystal display (hereinafter, referred to as an LCD), and in detail, when the operating voltage of the timing controller for a TFT-LCD falls below a predetermined value, the screen is displayed in a black state. A voltage drop malfunction prevention circuit of a liquid crystal display market value for protecting a screen.

전자산업의 다양한 분야 가운데 관심의 대상이 된 디스플레이 장치는 반도체소자와 기술이 접목된 장치로 발전되어 오고 있으며, 액정표시장치(LCD)는 그 부피와 무게, 소비전력의 감소 등 다양한 이점 때문에 관심이 증대되고 있다. 그리고 LCD에는 액정판넬의 구동을 위한 다양한 회로들을 포함하고 있다.Display devices, which are the objects of interest among various fields of the electronics industry, have been developed as devices incorporating semiconductor devices and technologies, and liquid crystal display devices (LCDs) are interested due to various advantages such as volume, weight, and power consumption reduction. It is increasing. In addition, the LCD includes various circuits for driving the liquid crystal panel.

액정판넬을 구동하기 위한 회로들 중 동작전압은 액정화면의 화질에 관련된 중요한 요소이며, 따라서 동작전압의 안정적 공급을 위한 기술에 관심이 증대되고 있다.Among the circuits for driving the liquid crystal panel, the operating voltage is an important factor related to the image quality of the liquid crystal display, and thus, interest in technology for stable supply of the operating voltage is increasing.

전술한 바와 같이, 동작전압은 양호한 화질을 달성하기 위한 중요한 요소이다. 동작전압이 불안정하여 일정값 이하로 떨어질 경우 데이터손실이나 화면의 흔들림 등이 발생하는 문제가 생긴다. 이러한 화면이상은 사용자의 시청의욕을 감퇴시킴은 물론, LCD장치에도 영구적인 손상의 원인을 제공한다.As mentioned above, the operating voltage is an important factor for achieving good image quality. If the operating voltage is unstable and falls below a certain value, data loss or screen shake occurs. Such anomalies not only reduce the user's desire to watch, but also provide a cause of permanent damage to the LCD device.

따라서 전술한 동작전압이상의 문제점을 해결하기 위한 본 발명의 목적은, 동작전압이 어떠한 임계값 이하로 떨어질 경우 화면을 블랙상태로 표시하여 LCD장치의 손상을 방지하기 위한, 액정표시장치의 전압강하 오동작 방지회로를 제공하는 데 있다.Therefore, an object of the present invention for solving the above-described problems of the operating voltage, the voltage drop malfunction of the liquid crystal display device to prevent damage to the LCD device by displaying the screen in a black state when the operating voltage drops below a certain threshold value To provide a prevention circuit.

본 발명에 따른 액정표시장치의 전압강하 오동작 방지회로는, 액정표시장치를 구동하기 위한 회로에 있어서,The voltage drop malfunction preventing circuit of the liquid crystal display device according to the present invention is a circuit for driving a liquid crystal display device.

상기 액정표시장치 구동의 기준이 되는 기준전압을 발생시켜 출력하는 전압분배부; 상기 액정표시장치의 구동을 위한 구동전압을 발생시키는 구동전압발생부; 상기 출력된 기준전압과 구동전압을 비교하여 비교결과를 출력하는 비교기; 및, 상기 출력된 비교결과에 따라 상기 액정표시장치의 디스플레이화면을 변화시키기 위한 데이타신호를 출력하는 타임제어부를 포함한다.A voltage divider for generating and outputting a reference voltage which is a reference for driving the liquid crystal display; A driving voltage generator for generating a driving voltage for driving the liquid crystal display; A comparator comparing the output reference voltage with a driving voltage and outputting a comparison result; And a time control unit outputting a data signal for changing a display screen of the liquid crystal display device according to the output comparison result.

이하 도면들을 참조하여 본 발명의 바람직한 실시예를 자세히 설명한다.Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings.

도 1은 본 발명의 일실시예에 따른 액정표시장치의 전압강하 오동작 방지회로를 나타낸 도면이다. 도 2는 본 전압강하 오동작 방지회로의 타임제어부에 포함되는 데이터조정단의 회로도이다. 그리고 도 3은 도 1의 타임제어부의 동작을 설명하기 위한 인가되는 신호를 나타낸 도면이다.1 is a diagram illustrating a voltage drop malfunction prevention circuit of a liquid crystal display according to an exemplary embodiment of the present invention. Fig. 2 is a circuit diagram of the data adjustment stage included in the time control section of the present voltage drop malfunction prevention circuit. 3 is a diagram illustrating an applied signal for explaining an operation of the time controller of FIG. 1.

도 1에 도시한 바와 같이, 본 실시예에 따른 전압강하 오동작 방지회로는 동작전압 강하 검출의 임계치가 되는 기준전압을 생성하기 위한 전압분배부(10)를 포함하고 있다. 이 전압분배부(10)는 두 저항(R1, R2)값의 비에 따라 동작전압(Vcc)를 분배하여 기준전압을 발생시킨다. 그리고 구동전압발생부(20)는 입력전압으로부터 구동전압(Vdd)을 발생시켜 출력한다. 후단의 비교기(30)는 입력된 기준전압과 구동전압(Vdd)의 비교결과를 GOBLACK신호로 출력하여 후단의 타임제어부(40)에 인가한다. 이 타임제어부(40)에는 도 2에 도시한 데이터조정단을 포함하고 있다.As shown in Fig. 1, the voltage drop malfunction preventing circuit according to the present embodiment includes a voltage divider 10 for generating a reference voltage which is a threshold value of the operation voltage drop detection. The voltage divider 10 distributes the operating voltage Vcc according to the ratio of the two resistors R1 and R2 to generate a reference voltage. The driving voltage generator 20 generates a driving voltage Vdd from an input voltage and outputs the driving voltage Vdd. The rear comparator 30 outputs the comparison result of the input reference voltage and the driving voltage Vdd as a GOBLACK signal and applies the result to the time controller 40 of the rear stage. This time control section 40 includes a data adjustment stage shown in FIG.

도 2에 도시한 바와 같이, 데이터조정단에는 입력되는 각 비트별 데이터를 처리할 수 있는 구조로 되어 있으며, 본 실시예에서는 입력데이타가 6비트인 것으로 가정한다.As shown in Fig. 2, the data adjustment stage has a structure capable of processing data for each bit input. In this embodiment, it is assumed that the input data is 6 bits.

먼저, 앤드게이트(AND 1∼AND 6)는 반전된 GOBLACK신호와 입력데이타신호(IRGB)를 논리곱하여 출력한다. 그리고 후단의 디-플립플롭(DF1∼DF6; 이하 'D-F/F'이라 함)은 입력되는 데이터클럭(CPH)신호와 앤드게이트(AND 1∼AND 6)의 출력신호를 비교한 다음, 소정 시간 지연후 결과를 출력한다.First, the AND gates AND 1 to AND 6 multiply and output the inverted GOBLACK signal and the input data signal IRGB. The subsequent de-flip flop (DF1 to DF6; hereinafter referred to as 'DF / F') compares the input data clock (CPH) signal with the output signals of the AND gates (AND 1 to AND 6), and then a predetermined time. Output the result after the delay.

전술한 바와 같이, 본 실시예의 6비트 입력데이타신호(IRGB)가 타임클럭 0에서부터 순차적으로 입력되며, 기준전압은 3.0V로 설정되어 있는 것으로 가정한다. 도 3에 도시한 바와 같이, 본 전압강하 오동작 방지회로가 처음에는 정상적으로 동작하다가, 타임클럭(CPH) 5에서 구동전압발생부(20)에 문제가 발생하여 설정된 기준전압 3.0V미만으로 떨어졌다고 하면, 도 1의 비교기(30)는 하이신호(H)를 출력한다. 이 출력신호(H)는 데이터조정단의 앤드게이트(AND 1∼AND 6)에 반전입력되며, 결국 D-F/F(DF1∼DF6)에는 로우신호(L)가 입력된다. 따라서 출력데이타신호(ORGB)는 입력데이타신호(IRGB)에 관계없이 모두 '0'으로 출력되며, 화면은 검게(BLACK) 변한다.As described above, it is assumed that the 6-bit input data signal IRGB of the present embodiment is sequentially input from time clock 0, and the reference voltage is set to 3.0V. As shown in FIG. 3, when the voltage drop malfunction prevention circuit operates normally at first, a problem occurs in the driving voltage generation unit 20 at time clock CPH 5 and falls below the set reference voltage 3.0V. The comparator 30 of FIG. 1 outputs a high signal H. The output signal H is inverted input to the AND gates AND 1 to AND 6 of the data adjusting stage, and the low signal L is input to the D-F / F (DF1 to DF6). Therefore, the output data signal ORGB is all output as '0' regardless of the input data signal IRGB, and the screen turns black.

이 후 타임클럭 10에서 구동전압방생회로가 정상으로 회복되어 구동전압(Vdd)가 정상으로 출력되면, 비교기(30)는 로우신호(L)를 출력하고 D-F/F(DF1∼DF6)는 입력데이타(IRGB)를 그대로 출력하여 정상적인 전시가 수행된다.After that, when the driving voltage generation circuit is restored to normal in time clock 10 and the driving voltage Vdd is normally output, the comparator 30 outputs a low signal L and the DF / F (DF1 to DF6) input data. Normal display is performed by outputting (IRGB) as it is.

본 실시예에서는 5주기마다 오동작이 반복적으로 나타나는 상황을 가정하였다. 하지만 본 발명은 전술한 원리에 의하여, 구동전압발생부(20)가 오동작할때마다 화면을 검게 변하도록 동작한다. 따라서 본 발명은 전술한 바와 같이, 동작전압 에 이상이 발생한 경우 적절히 대처하며, 입력데이타가 다수 비트인 경우에도 본 발명의 이러한 원리에 따라 적용이 가능하다.In this embodiment, it is assumed that a malfunction repeatedly appears every five cycles. However, the present invention operates to change the screen black every time the driving voltage generator 20 malfunctions. Therefore, as described above, the present invention appropriately deals with an abnormality in the operating voltage, and can be applied according to this principle of the present invention even when the input data is a plurality of bits.

전술한 바와 같이, 본 발명은 동작전압이 어떠한 임계값 이하로 떨어질 경우 화면을 블랙상태로 표시함으로써, 불안정한 동작전압에 따른 문제점을 해결하여 디스플레이를 안정적으로 수행하는 효과가 있다.As described above, the present invention displays the screen in a black state when the operating voltage drops below a certain threshold, thereby solving the problems caused by the unstable operating voltage, thereby stably performing the display.

Claims (5)

삭제delete 삭제delete 삭제delete 액정표시장치를 구동하기 위한 회로에 있어서,In a circuit for driving a liquid crystal display device, 상기 액정표시장치 구동의 기준이 되는 기준전압을 발생시켜 출력하는 전압분배부; 상기 액정표시장치의 구동을 위한 구동전압을 발생시키는 구동전압발생부; 상기 출력된 기준전압과 구동전압을 비교하여 비교결과를 출력하는 비교기; 및 상기 출력된 비교결과에 따라 상기 액정표시장치의 디스플레이화면을 변화시키기 위한 데이타신호를 출력하는 타임제어부를 포함하고,A voltage divider for generating and outputting a reference voltage which is a reference for driving the liquid crystal display; A driving voltage generator for generating a driving voltage for driving the liquid crystal display; A comparator comparing the output reference voltage with a driving voltage and outputting a comparison result; And a time control unit outputting a data signal for changing a display screen of the liquid crystal display device according to the output comparison result. 상기 타임제어부는, 상기 비교기에서 출력되는 비교결과를 반전한 신호와 외부에서 입력되는 데이터신호를 앤드연산하여 출력하는 앤드게이트 및 상기 데이터신호를 위한 데이터펄스에 따라 상기 앤드게이트의 출력신호를 소정 시간 지연 후 출력시키는 디-플립플롭을 포함하는 데이터조정단을 포함하는The time control unit performs an AND operation on an AND operation of inverting a comparison result output from the comparator and an externally input data signal, and outputs an output signal of the AND gate according to a data pulse for the data signal. A data adjustment stage including a de-flip-flop to output after a delay 액정표시장치의 전압강하 오동작 방지회로.Voltage drop malfunction prevention circuit of liquid crystal display device. 제 4항에 있어서, 상기 앤드게이트 및 디-플립플롭은The method of claim 4, wherein the end gate and the de-flip flop 상기 입력되는 데이터신호의 비트수를 처리하도록 상기 비트수만큼 병렬적으로 구성되는 것을 특징으로 하는, 액정표시장치의 전압강하 오동작 방지회로.And a voltage drop malfunction preventing circuit of the liquid crystal display device, characterized in that it is configured in parallel so as to process the number of bits of the input data signal.
KR1020000037114A 2000-06-30 2000-06-30 A preventive circuit of lcd preventing irregular operation caused by voltage-breakdown KR100692676B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020000037114A KR100692676B1 (en) 2000-06-30 2000-06-30 A preventive circuit of lcd preventing irregular operation caused by voltage-breakdown

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020000037114A KR100692676B1 (en) 2000-06-30 2000-06-30 A preventive circuit of lcd preventing irregular operation caused by voltage-breakdown

Publications (2)

Publication Number Publication Date
KR20020002803A KR20020002803A (en) 2002-01-10
KR100692676B1 true KR100692676B1 (en) 2007-03-14

Family

ID=19675368

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020000037114A KR100692676B1 (en) 2000-06-30 2000-06-30 A preventive circuit of lcd preventing irregular operation caused by voltage-breakdown

Country Status (1)

Country Link
KR (1) KR100692676B1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100590928B1 (en) * 2000-12-29 2006-06-19 비오이 하이디스 테크놀로지 주식회사 Circuit for preventing of momentary voltage drop
KR101157949B1 (en) * 2005-06-29 2012-06-25 엘지디스플레이 주식회사 A protcetive circuit, a method for driving the same, a liquid crystal display device using the same, and a method for driving the liquid crystal diplay device using the same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10214067A (en) * 1996-11-26 1998-08-11 Sharp Corp Erasing device of liquid crystal display picture and liquid crystal display device which is provided with the erasing device
JPH10222134A (en) * 1997-02-12 1998-08-21 Hitachi Ltd Liquid crystal display device and information processor
JPH11219147A (en) * 1998-01-29 1999-08-10 Oki Micro Design Miyazaki Co Ltd Display device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10214067A (en) * 1996-11-26 1998-08-11 Sharp Corp Erasing device of liquid crystal display picture and liquid crystal display device which is provided with the erasing device
JPH10222134A (en) * 1997-02-12 1998-08-21 Hitachi Ltd Liquid crystal display device and information processor
JPH11219147A (en) * 1998-01-29 1999-08-10 Oki Micro Design Miyazaki Co Ltd Display device

Also Published As

Publication number Publication date
KR20020002803A (en) 2002-01-10

Similar Documents

Publication Publication Date Title
KR100922927B1 (en) LCD Driver IC and Method for Operating the same
JP2004103226A (en) Shift register, and liquid crystal display equipped with the same
JP3139495B2 (en) Flat display device control method
JP2000020031A (en) Image data processor
JP2018109705A (en) Driver IC and liquid crystal display device
KR970005937B1 (en) Output circuit for lcd control signal inputted data enable signal
JP2011128219A (en) Display device and method for driving display device
US6917238B2 (en) Fuse circuit and display driver circuit
KR100692676B1 (en) A preventive circuit of lcd preventing irregular operation caused by voltage-breakdown
KR100356752B1 (en) LCD driving circuit and LCD display system
US20090109203A1 (en) Liquid Crystal Display Device and Method for Driving the Same
JP2010102191A (en) Liquid crystal drive circuit
US20080012817A1 (en) Driving method capable of generating AC-converting signals for a display panel by setting pin levels of driving circuits and related apparatus
KR101205706B1 (en) A liquid crystal panel drive circuit for a display stabilization
KR100296552B1 (en) Resolution Detection Device Using Synchronization Signal and Its Method
JP3166770B2 (en) Flat display device and display body driving device
KR100848090B1 (en) A level shifter and a liquid crystal display using the same
CN114038365B (en) Display panel detection method, device, equipment and storage medium
JP3269501B2 (en) Display ON control method of display device and driving device
JP2001272961A (en) Display controller and display device
KR100599951B1 (en) Data only enable mode circuit of liquid crystal display device
KR200274435Y1 (en) Circuit for driving transition dependent data inversion for low emi
JP3324604B2 (en) Display control device
KR101429913B1 (en) Driving apparatus for liquid crystal display device and method for driving the same
KR100471789B1 (en) TF LCD Power-on Initial Redundancy Prevention Device

Legal Events

Date Code Title Description
N231 Notification of change of applicant
N231 Notification of change of applicant
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20130305

Year of fee payment: 7

FPAY Annual fee payment

Payment date: 20140218

Year of fee payment: 8

FPAY Annual fee payment

Payment date: 20150216

Year of fee payment: 9

FPAY Annual fee payment

Payment date: 20160222

Year of fee payment: 10

FPAY Annual fee payment

Payment date: 20170220

Year of fee payment: 11

FPAY Annual fee payment

Payment date: 20180222

Year of fee payment: 12

FPAY Annual fee payment

Payment date: 20190226

Year of fee payment: 13

FPAY Annual fee payment

Payment date: 20200226

Year of fee payment: 14