[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JPS62239549A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS62239549A
JPS62239549A JP8302386A JP8302386A JPS62239549A JP S62239549 A JPS62239549 A JP S62239549A JP 8302386 A JP8302386 A JP 8302386A JP 8302386 A JP8302386 A JP 8302386A JP S62239549 A JPS62239549 A JP S62239549A
Authority
JP
Japan
Prior art keywords
film
wiring
glass
semiconductor device
sio
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8302386A
Other languages
Japanese (ja)
Inventor
Masahiro Yamada
正弘 山田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP8302386A priority Critical patent/JPS62239549A/en
Publication of JPS62239549A publication Critical patent/JPS62239549A/en
Pending legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

PURPOSE:To improve the step coverage of an Al wiring and to upgrade the moisture resistance by a method wherein an SiO2 film formed by a decompression CVD method is used on the Al wiring as an interlayer insulating film and a silica coated film is formed on the SiO2 film. CONSTITUTION:An SiO2 glass film 103 of 6000Angstrom or more and 10000Angstrom or less is fomred on an Al wiring 102 as an interlayer insulating film by a decompres sion CVD method. A silica coated film 104 is formed on the glass film 103. Thereby, the step coverage of the Al wiring is improved and the moisture resistance is upgraded.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、半導体装置特にアルミの多層配線技術の平坦
化技術に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a planarization technology for semiconductor devices, particularly for aluminum multilayer wiring technology.

〔発明の概要〕[Summary of the invention]

アルミ配線上の層間絶縁嘩として、減圧CVD法による
5fflo、+Ilもしくけ、8モル係以下のリンを含
むPEG噂を、 6000Å以上1oooo K形成さ
れていること、その上知平坦化を目的として、スピンオ
ングラス111 /+−形成されていることを特徴とす
る、〔従来の技術〕 従来からアルミの多層配線は行なおれており。
As an interlayer insulation layer on the aluminum wiring, PEG containing 5fflo, +Il is also used by low pressure CVD method, and it is rumored that it is formed with a thickness of 6000 Å or more and 100 K, and for the purpose of planarization. [Prior art] Aluminum multilayer wiring has been used for a long time.

層もオーツドックスな方法として箪216で説明する。The layering will also be explained in 216 as an orthodox method.

半導体基板上に形成され友、第1アルミ配線層2a2.
、EK膚圧CVD法により、4〜f3 モル%のリンを
含むP 8 a @ 203を、5000°A〜1oo
oo 1デポジン)する。この方法ではわれやすい常圧
cvD膜な使う之め、われにくくするため、耐湿性の劣
るPSGl!にする必要htあること、潜圧CVDのi
としてステップカバレージh;良好でないことなどの欠
点h”−ある。
A first aluminum wiring layer 2a2. formed on the semiconductor substrate.
, P 8 a @ 203 containing 4 to f3 mol% phosphorus was deposited at 5000°A to 1oo by the EK skin pressure CVD method.
oo 1 deposit). This method uses normal pressure CVD membranes that are prone to cracking, but in order to make them less likely to break, PSGl, which has poor moisture resistance, must be used. There is a need to do this for latent pressure CVD.
There are disadvantages such as step coverage h; not good.

〔発明が解決しようとする問題〕[Problem that the invention seeks to solve]

そこで、従来例のもつ2つの欠点、(1)#−を湿性の
悪いPSG膜、(2)ステップカバレージこれらシ同時
に解決できる方法、これh一本発明の目的である。
Therefore, it is an object of the present invention to provide a method that can simultaneously solve the two drawbacks of the conventional example: (1) PSG film having poor wettability and (2) step coverage.

〔問題点を解決するための手段〕[Means for solving problems]

単独では、常圧CvDより、ステップカバレーンの劣る
減圧CvDIIIと平坦化を助ける之めスピンオングラ
スを複合して使う。
When used alone, reduced pressure CvDIII, which has a lower step coverage than normal pressure CvD, and spin-on glass, which helps flattening, are used in combination.

〔実施例〕〔Example〕

lEI図カー、本発明の実施例である。半導体基板10
1上に形成され几゛真1アルミ配線102上に減圧CV
D法により形成し之シリケートガ→ス103を5ooo
L 形成後、シリコン濃度5%のシラノール・エタノー
ル希釈スピンコードグラス104ヲ、スピンコート彫成
[7之。次に、完全に窒素ガス置換されたベーク炉中で
、100℃30分さらに、300℃1 時間)べ−qン
グを行ないスピンオングラスの含まれるエタノール及び
水分を蒸発させ、次に水素を含むv?lz雰囲気の拡散
炉の中で、 450’C50分のアニーリングを行ない
グラス化を行なっ九。
Figure 1 is an embodiment of the present invention. semiconductor substrate 10
A low pressure CV is formed on the aluminum wiring 102 formed on the aluminum wiring 102.
The silicate gas 103 formed by method D is 5ooo
After L formation, silanol/ethanol diluted spin code glass 104 with a silicon concentration of 5% and spin coat engraving [7. Next, in a baking oven completely purged with nitrogen gas, baking was performed at 100°C for 30 minutes and at 300°C for 1 hour to evaporate the ethanol and water contained in the spin-on glass. ? The material was annealed at 450'C for 50 minutes in a diffusion furnace with an 1z atmosphere to form a glass.

次に、フォトエッチ工程により%第1アルミ配線102
上に’i’IAホール105を形成、さらにスパッタリ
ング4A置内で、スパッターエツチング後、第2アルミ
配線106を形成した。
Next, a photoetch process is performed to remove the first aluminum wiring 102.
An 'i' IA hole 105 was formed thereon, and a second aluminum wiring 106 was formed after sputter etching in a sputtering apparatus 4A.

ここで、木うろ明の検討中にスピンオングラスを減圧C
V D −5zC12膜103上に、形成し、ベーク。
Here, while considering Kiuroaki, the spin-on glass was depressurized at C.
V D -5zC12 film 103 is formed and baked.

アニールすることにより、このB1Ox II! 10
3の■尊属により、第1アルミ配線表面にアルミナ膜が
形成されろこと/l”−判明した。その結果をPX3図
に示す。
By annealing, this B1Ox II! 10
It was found that an alumina film was formed on the surface of the first aluminum wiring due to the ascendant of No. 3. The results are shown in Figure PX3.

この図より明らかなように、Siα膜が6000λ以下
では、V工Aホール抵抗が高< 、4oooR以下では
opgNt、ているこれは、スピンオングラスを形成す
る熱処叩により、シラノールもしくは工1/、−ルより
発生する一〇H基あるいけ水と、第1アルミ配線とht
反応し、アルミナ膜を形[i!l−ているためと考える
。これに対し、 5iOt膜を6000λ以上形成した
ものは、この膜厚によりシラノールも(ぐはエタノール
を下地の第1アルミ配線に達しないようにガードしてい
る几めと考えられる。、よって本発明な実現するには、
5iCh膜としては6000λ以上必要である。又、一
般にこの膜厚が厚くなるトvIAホールの深さも深くな
るため、VIAホール部での軍2アルミ配線の断線を心
配する必要めtある。そこで、本発明では第2アルミ配
線の膜厚10000λを上限とし友。
As is clear from this figure, when the Siα film is less than 6000λ, the V-type A hole resistance is high, and when it is less than 4oooR, it is opgNt. - 10H group or irrigation water generated from the first aluminum wiring and ht
Reacts and forms an alumina film [i! I think it's because it's l-. On the other hand, when a 5iOt film is formed with a thickness of 6000λ or more, this film thickness is considered to be a measure to prevent silanol (and ethanol) from reaching the underlying first aluminum wiring. To achieve this,
6000λ or more is required for a 5iCh film. Additionally, as the film thickness increases, the depth of the VIA hole also increases, so there is a need to worry about disconnection of the aluminum wiring at the VIA hole. Therefore, in the present invention, the film thickness of the second aluminum wiring is set at an upper limit of 10,000λ.

〔発明の効果〕〔Effect of the invention〕

従来例に比べ、ステップカバレージは格段に改善され、
しかも、PSGの入ならイsi 02 tllも利用で
きろtめ、耐湿性も著しく向上し之。さらに、VIAホ
ールのコンタクトは、適性な膜厚設定(6000〜10
000λ)4行なうことにより、非常に安定1.7を値
を得ろことhtで1−
Compared to the conventional example, step coverage has been significantly improved.
What's more, if you use PSG, you can also use ISI 02 TLL, and the moisture resistance will be significantly improved. Furthermore, the contact of the VIA hole should be set to an appropriate film thickness (6000 to 10
000λ) Obtain a very stable value of 1.7 by doing 4 and 1-

【図面の簡単な説明】[Brief explanation of drawings]

第1図(α)、(b1#i、本発明の実施例による半導
体装置の断面図、104h−8OG膜。 屓2図(ハ)l、(b)は、従来例による半導体装置断
面図。 第3図は1本実施例のVIAホールに関するデータを示
す図である。 以  ト 出願人 セイコーエプソン株式会社 11回 2o1 0            知ω          
(ooo。
FIGS. 1(α) and (b1#i) are cross-sectional views of a semiconductor device according to an embodiment of the present invention, and a 104h-8OG film. FIGS. 2(c) and (b) are cross-sectional views of a semiconductor device according to a conventional example. FIG. 3 is a diagram showing data regarding the VIA hole of this embodiment. Applicant Seiko Epson Corporation 11th 2o1 0
(oooo.

Claims (2)

【特許請求の範囲】[Claims] (1)アルミ系(アルミ合金を含む)配線上に、層間絶
縁膜として、減圧CVD法により6000Å以上100
00Å以下のSiO_2ガラス膜が形成されており、前
記SiO_2ガラス膜上にシリカ塗布膜が形成されてい
ることを特徴とする半導体装置。
(1) As an interlayer insulating film on aluminum-based (including aluminum alloy) wiring, a film with a thickness of 6,000 Å or more and 100
1. A semiconductor device characterized in that a SiO_2 glass film with a thickness of 00 Å or less is formed, and a silica coating film is formed on the SiO_2 glass film.
(2)上記減圧CVD法で形成されたSiO_2ガラス
膜として、重量モル濃度換算で8モル%以下のリンを含
むリンSiO_2ガラスを用いることを特徴とする特許
請求の範囲第1項記載の半導体装置。
(2) The semiconductor device according to claim 1, characterized in that the SiO_2 glass film formed by the low-pressure CVD method is a phosphorus-SiO_2 glass containing 8 mol% or less of phosphorus in terms of weight molar concentration. .
JP8302386A 1986-04-10 1986-04-10 Semiconductor device Pending JPS62239549A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8302386A JPS62239549A (en) 1986-04-10 1986-04-10 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8302386A JPS62239549A (en) 1986-04-10 1986-04-10 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS62239549A true JPS62239549A (en) 1987-10-20

Family

ID=13790637

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8302386A Pending JPS62239549A (en) 1986-04-10 1986-04-10 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS62239549A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7585546B2 (en) * 2003-08-11 2009-09-08 Finisar Corporation Surface passivation and sealing of micro-optics devices for improved performance in harsh environments

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7585546B2 (en) * 2003-08-11 2009-09-08 Finisar Corporation Surface passivation and sealing of micro-optics devices for improved performance in harsh environments

Similar Documents

Publication Publication Date Title
JP2755348B2 (en) Passivated double dielectric system and method of making same
JPH07240460A (en) Fabrication of semiconductor device
JPS601846A (en) Multilayer interconnection structure semiconductor device and manufacture thereof
JPH03200329A (en) Method of silicating spin-on glass
JPS63274158A (en) Method of making glass layer planar
JPH024971A (en) Production of semiconductor device
JPH07326618A (en) Wiring structure and its preparation
JPS62239549A (en) Semiconductor device
US5904576A (en) Method of forming wiring structure
JP2605686B2 (en) Method for manufacturing semiconductor device
JP3158835B2 (en) Semiconductor device and manufacturing method thereof
JP2928409B2 (en) Method for manufacturing semiconductor device
JPH05206282A (en) Manufacturing method of multilayer wiring structure of semiconductor device
JPS5874043A (en) Semiconductor device
KR100265360B1 (en) Method for forming passivation layer in semiconductor device
KR100329736B1 (en) Method for forming interlayer dielectric
JPH03152957A (en) Manufacture of semiconductor device
JPH07115132A (en) Manufacture of semiconductor device
JP2001189310A (en) Method of manufacturing semiconductor device
JPH06291253A (en) Formation of dielectric film of electric charge storage section of semiconductor element
JPH06349951A (en) Manufacture of semiconductor device
TW538496B (en) Method of preventing dielectric material layer from peeling and its structure
JPH0669361A (en) Semiconductor device and its manufacture
JPH07226438A (en) Manufacture of semiconductor device
JPH01206648A (en) Manufacture of semiconductor device