[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JPS6433672A - Cumulative multiplier - Google Patents

Cumulative multiplier

Info

Publication number
JPS6433672A
JPS6433672A JP19357687A JP19357687A JPS6433672A JP S6433672 A JPS6433672 A JP S6433672A JP 19357687 A JP19357687 A JP 19357687A JP 19357687 A JP19357687 A JP 19357687A JP S6433672 A JPS6433672 A JP S6433672A
Authority
JP
Japan
Prior art keywords
register
value
data
cumulative
result
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP19357687A
Other languages
Japanese (ja)
Inventor
Toshiya Ishimaru
Shigeki Matsuoka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP19357687A priority Critical patent/JPS6433672A/en
Publication of JPS6433672A publication Critical patent/JPS6433672A/en
Pending legal-status Critical Current

Links

Landscapes

  • Complex Calculations (AREA)

Abstract

PURPOSE:To eliminate a loss time with which the result of cumulative arithmetic is saved into an external register, by using individual registers. CONSTITUTION:Individual registers A and B are used for each channel. When cumulative arithmetic is carried out for X1Y1+X2Y2... serving as data on a single channel, the register A, for example, is selected by a selection means 4. Then the value X1Y1 multiplied by a multiplication part 1 is added to the value A0 (initial value) of the register A via an adder part 2. This addition result X1Y1+A0 is set as the register value of the register A. Then the value X2Y2 multiplied by the part 1 is subjected to addition in the same way and the cumulative result X2Y2+X1Y1+A0 is set at the register A. Thus the data on plural channels are processed individually so that the excessive time is eliminated for saving those data into the external register and for resetting said saved data.
JP19357687A 1987-07-29 1987-07-29 Cumulative multiplier Pending JPS6433672A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19357687A JPS6433672A (en) 1987-07-29 1987-07-29 Cumulative multiplier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19357687A JPS6433672A (en) 1987-07-29 1987-07-29 Cumulative multiplier

Publications (1)

Publication Number Publication Date
JPS6433672A true JPS6433672A (en) 1989-02-03

Family

ID=16310301

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19357687A Pending JPS6433672A (en) 1987-07-29 1987-07-29 Cumulative multiplier

Country Status (1)

Country Link
JP (1) JPS6433672A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03138759A (en) * 1989-10-23 1991-06-13 Internatl Business Mach Corp <Ibm> Signal processor
JPH04365170A (en) * 1991-06-12 1992-12-17 Mitsubishi Electric Corp Digital signal processing semiconductor integrated circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03138759A (en) * 1989-10-23 1991-06-13 Internatl Business Mach Corp <Ibm> Signal processor
JPH04365170A (en) * 1991-06-12 1992-12-17 Mitsubishi Electric Corp Digital signal processing semiconductor integrated circuit

Similar Documents

Publication Publication Date Title
EP0181516A3 (en) Data processing apparatus having efficient min and max functions
EP0377994A3 (en) Apparatus for performing floating point arithmetic operations
JPS6433672A (en) Cumulative multiplier
JPS535940A (en) Multiplication system
JPS5378742A (en) Multiplication control system
ES8201745A1 (en) Conditional instruction execution in a pipelined processor
JPS5647846A (en) Parity check system
JPS5619142A (en) Arithmetic control system
JPS5674762A (en) Memory unit
JPS5663649A (en) Parallel multiplication apparatus
CA2147314A1 (en) A configurable vector processor
JPS5386539A (en) Arithmetic unit
JPS5640949A (en) Parallel arithmetic processor
JPS53142844A (en) Information processor
JPS55108051A (en) Buffer system for data in multiplier
JPS5685127A (en) Digital signal processor
JPS52100945A (en) Multiplication system
JPS5654562A (en) Competing circuit
JPS57150217A (en) Digital signal processing circuit
JPS54162431A (en) Arithmetic control unit
WERNER The line method applied to the integration of partial differential equations
JPS6453229A (en) Multiplication system
JPS5539920A (en) Pipeline multiplication system
JPS6415880A (en) Arithmetic circuit
JPS5622169A (en) Control system of array processor