JPS5395540A - Multi-input adder - Google Patents
Multi-input adderInfo
- Publication number
- JPS5395540A JPS5395540A JP1040277A JP1040277A JPS5395540A JP S5395540 A JPS5395540 A JP S5395540A JP 1040277 A JP1040277 A JP 1040277A JP 1040277 A JP1040277 A JP 1040277A JP S5395540 A JPS5395540 A JP S5395540A
- Authority
- JP
- Japan
- Prior art keywords
- input adder
- conversion circuit
- voltage
- circuit converting
- constituents
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/607—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers number-of-ones counters, i.e. devices for counting the number of input lines set to ONE among a plurality of input lines, also called bit counters or parallel counters
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
Abstract
PURPOSE:To decrease the number of constituents and to reduce the number of transistor stages, by multi-connecting in row and line direction the multi-input adders consisting of the DA conversion circuit converting the number of logical 1 into a voltage and the AD conversion circuit converting the voltage quantity into binary code.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1040277A JPS5395540A (en) | 1977-02-01 | 1977-02-01 | Multi-input adder |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1040277A JPS5395540A (en) | 1977-02-01 | 1977-02-01 | Multi-input adder |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5395540A true JPS5395540A (en) | 1978-08-21 |
Family
ID=11749136
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1040277A Pending JPS5395540A (en) | 1977-02-01 | 1977-02-01 | Multi-input adder |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5395540A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53112626A (en) * | 1977-03-14 | 1978-10-02 | Toshiba Corp | Addition/subtraction system for plural input data |
JPS59116853A (en) * | 1982-12-20 | 1984-07-05 | スペリ・コ−ポレ−シヨン | Apparatus for creating multiplication pipeline of arbitrary size |
JPH08139613A (en) * | 1994-11-15 | 1996-05-31 | Nec Corp | Code coincidence detecting system |
-
1977
- 1977-02-01 JP JP1040277A patent/JPS5395540A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53112626A (en) * | 1977-03-14 | 1978-10-02 | Toshiba Corp | Addition/subtraction system for plural input data |
JPS5624298B2 (en) * | 1977-03-14 | 1981-06-05 | ||
JPS59116853A (en) * | 1982-12-20 | 1984-07-05 | スペリ・コ−ポレ−シヨン | Apparatus for creating multiplication pipeline of arbitrary size |
JPH08139613A (en) * | 1994-11-15 | 1996-05-31 | Nec Corp | Code coincidence detecting system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5284938A (en) | Logic circuit | |
JPS544560A (en) | Semiconductor inverter circuit | |
JPS5395540A (en) | Multi-input adder | |
JPS5419614A (en) | Digital input circuit | |
JPS5331927A (en) | Logical sum circuit | |
JPS5251036A (en) | Hari removal with a paste based on starchy syru | |
JPS52100157A (en) | Timing digital protective relay | |
JPS52140241A (en) | Binary #-digit addition circuit | |
JPS5326945A (en) | Time division processing digital protective relay | |
JPS5419350A (en) | Load circuit | |
JPS53149710A (en) | Coding system | |
JPS52100963A (en) | 1-bit encoder | |
JPS5220776A (en) | Semi-conductor integrated circuit unit | |
JPS5378743A (en) | Multiplier | |
JPS541360A (en) | Chlorine-containing resin composition | |
JPS53140350A (en) | Polyamide resin composition | |
JPS533139A (en) | Priority processing circuit | |
JPS5378133A (en) | Processing method for binary data conversion | |
JPS52150669A (en) | Switching circuit of digital watches | |
JPS5393742A (en) | Code converting system | |
JPS53148303A (en) | 2 wire-4 wire conversion system of 2 wire loop line | |
JPS5385132A (en) | Decoder circuit of binary information | |
JPS5228835A (en) | Multiplier | |
JPS5348658A (en) | Counter unit | |
JPS52116060A (en) | Semiconductor unit |