JPS5875903A - Multilayered line structure - Google Patents
Multilayered line structureInfo
- Publication number
- JPS5875903A JPS5875903A JP17425081A JP17425081A JPS5875903A JP S5875903 A JPS5875903 A JP S5875903A JP 17425081 A JP17425081 A JP 17425081A JP 17425081 A JP17425081 A JP 17425081A JP S5875903 A JPS5875903 A JP S5875903A
- Authority
- JP
- Japan
- Prior art keywords
- conductor plate
- conductor
- line structure
- multilayer
- hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P3/00—Waveguides; Transmission lines of the waveguide type
- H01P3/02—Waveguides; Transmission lines of the waveguide type with two longitudinal conductors
- H01P3/08—Microstrips; Strip lines
- H01P3/088—Stacked transmission lines
Landscapes
- Communication Cables (AREA)
- Waveguide Connection Structure (AREA)
- Waveguides (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
【発明の詳細な説明】
この発明はマイクロ波を伝送するトリプレート線路の多
層化に必要不可欠な多層線路構体の改良に関するもので
ある。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an improvement in a multilayer line structure essential for multilayering a triplate line for transmitting microwaves.
第1図(a)、 (b)は従来の多層線路構体の構成図
を示したもので、第1図(a)は要部を切断して示す平
面図、第1図(1))はその断面図を示す。図中(1)
は外部導体板、(2)は誘電体基板、(3)は内部導体
板、 (4a) ? (4b)はスルホール導体である
。ここで、スルホール導体(4a) 、 (4b)はメ
ッキ等の化工技術で実現されるものである。Figures 1 (a) and (b) show configuration diagrams of a conventional multilayer line structure. Figure 1 (a) is a plan view showing the main parts cut away, and Figure 1 (1)) is a diagram showing the structure of a conventional multilayer line structure. A sectional view thereof is shown. (1) in the diagram
is the outer conductor plate, (2) is the dielectric substrate, (3) is the inner conductor plate, (4a) ? (4b) is a through-hole conductor. Here, the through-hole conductors (4a) and (4b) are realized by chemical engineering techniques such as plating.
この従来の多層線路構体について以下簡単に説明する。This conventional multilayer line structure will be briefly described below.
従来、多層化されたトリプレー)Ill路間でマイクロ
波を接続させるため、誘電体基板(2)に形成したスル
ホール導体(4a) (4b) を主媒介として多
層線路構体を実現していた。この多層線路構体では各層
間の接続部すなわちスルホール導体(4a) 、 (4
b)の接触部の信頼性を向上させるため、接触部の面積
を極力広くしている。Conventionally, in order to connect microwaves between multilayer triplex (Ill) lines, a multilayer line structure has been realized using through-hole conductors (4a) (4b) formed on a dielectric substrate (2) as main media. In this multilayer line structure, there are connection parts between each layer, that is, through-hole conductors (4a), (4
In order to improve the reliability of the contact part b), the area of the contact part is made as large as possible.
しかし、この多層線路構体ではスルホール導体(4a)
、 (4b)の接触部の面積を広くすると電気的特性
が劣化し、使用周波数の高竣化と云う点で欠点があった
。一方、この多層線路構体では使用周波数の高域化を実
現しようとすると、スルホール導体(4a) 、 (4
b)の接触部の面積を狭くしなければならず、各層間の
接続の信頼性をまねく欠点があった。However, in this multilayer line structure, the through-hole conductor (4a)
, (4b) If the area of the contact portion is increased, the electrical characteristics deteriorate, and there is a drawback in that the frequency of use is increased. On the other hand, in this multilayer line structure, when trying to realize a higher frequency range, through-hole conductors (4a), (4
In b), the area of the contact portion must be narrowed, which has the disadvantage of reducing the reliability of the connection between each layer.
この発明の多層線路構体は前述の従来の欠点を除去した
もので、その目的は特性の向上、信頼性の向上にある。The multilayer line structure of the present invention eliminates the above-mentioned conventional drawbacks, and its purpose is to improve characteristics and reliability.
第2図(a)、(b)はこの発明の多層線路構体の実施
例を示す構成図であり、第2図(a)は要部を切断して
示す平面図、第2図(1))はその断面図を示す。図中
、(1)は外部導体板、(2)は誘電体基板。FIGS. 2(a) and 2(b) are configuration diagrams showing an embodiment of the multilayer line structure of the present invention, FIG. 2(a) is a plan view showing the main part cut away, and FIG. 2(1) ) shows the cross-sectional view. In the figure, (1) is an external conductor plate, and (2) is a dielectric substrate.
(3) Fi内部導体板、 (4a) 、 (4b)は
スルホール導体。(3) Fi internal conductor plate, (4a) and (4b) are through-hole conductors.
(5)は導体板である。(5) is a conductor plate.
ここで、スルホール導体(4a) 、 (4b)はメッ
キ等の化工技術で実現している。Here, the through-hole conductors (4a) and (4b) are realized by chemical technology such as plating.
以下、この発明による多層線路構体について詳細に説明
する。この発明による多層線路構体ではスルホール導体
(4a)に対しスルホール導体(4b)をずらし、その
間に導体板(5)を所定区間重り合うように形成してい
る。導体板(5)は接続しようとするトリプレート線路
間の外部導体板(1)面と同一面に被着したもので、接
続しようとするトリプレート線路の外部導体板(1)及
び誘電体基板(2)を利用し、新たに形成したトリプレ
ート線路の内部導体板の役目をしている。Hereinafter, the multilayer line structure according to the present invention will be explained in detail. In the multilayer line structure according to the present invention, the through-hole conductor (4b) is shifted from the through-hole conductor (4a), and the conductor plate (5) is formed between them so as to overlap in a predetermined section. The conductor plate (5) is attached to the same surface as the external conductor plate (1) between the triplate lines to be connected, and is attached to the external conductor plate (1) and dielectric substrate of the triplate line to be connected. Utilizing (2), it serves as the internal conductor plate of the newly formed triplate line.
このため、この発明による多層線路構体では。Therefore, in the multilayer line structure according to the present invention.
各層間の接続を各層間の外部導体板(11と同一面に被
着した導体板(5)の面接触で実現しているため接続の
信頼性は向上している。一方、特性については接続の役
目を成す導体板(5)が新たに形成したトリプレート線
路の内部導体板であるため9面接触する面積すなわち導
体板(5)の重り合いを多くしても従来のよう力劣化は
基本的に生じない。The connection between each layer is realized by surface contact of the external conductor plate (5) attached on the same surface as the external conductor plate (11) between each layer, so the reliability of the connection is improved.On the other hand, the characteristics of the connection Since the conductor plate (5) that plays the role of 1 is the internal conductor plate of the newly formed tri-plate line, even if you increase the contact area on 9 surfaces, that is, the overlap of the conductor plates (5), there will be no force deterioration like in the past. does not occur.
この発明による多層線路構体では欠点として若干寸法が
大きく成ることと、導体板(5)の上下の誘電体基板(
2)の厚みすなわち新たに形成したトリプレート線路の
誘電体部の厚みが厚く成っているため、高次モードが発
生し易いことである。これについては導体板(5)を形
成した区間。The disadvantage of the multilayer line structure according to the present invention is that the dimensions are slightly larger, and that the dielectric substrates above and below the conductor plate (5)
Since the thickness of 2), that is, the thickness of the dielectric portion of the newly formed triplate line is thick, higher-order modes are likely to occur. This is the section where the conductor plate (5) is formed.
内部導体板(3)の被着面又は導体板(5)の被着面に
外部導体板(1)と同電位の導体層を形成することで、
新たに形成したトリプレート線路の小形化及び高次モー
ドの発生防止が可能である。By forming a conductor layer having the same potential as the outer conductor plate (1) on the attachment surface of the inner conductor plate (3) or the attachment surface of the conductor plate (5),
It is possible to downsize the newly formed triplate line and prevent the generation of higher-order modes.
なお、この発明による多層線路構体では、トリプレー)
1路間を接続するのに各1本のスルホール導体(4a)
、 (4b)を用いた場合について説明したが、この
発明はこれに限らず複数本のスルホール導体を用いて同
軸線路を形成した場合にも利用できる。In addition, in the multilayer line structure according to this invention,
One through-hole conductor (4a) for each connection between one path
, (4b) has been described, but the present invention is not limited to this, and can also be applied to a case where a coaxial line is formed using a plurality of through-hole conductors.
第1図(a) 、 (b)は従来の多層線路構体の構成
図を示したもので、同図(a)は要部を切断して示す平
面図、同図(b)はその断面図、第2図(a)、(b)
はこの発明による多層線路構体の構成図を示したもので
、同図(a)は要部を切断して示す平面図。
同図(b)はその断面図を示す。
図中、(1)は外部導体板、(2)は誘電体基板、(3
)は内部導体板、 (4a) 、 (4b)はスルホー
ル導体。
(5)は導体板である。
(5) −1゜なお9図中同一
あるいは和尚部分には同一符号を付して示している。
代理人 葛 野 信 −
=(6)Figures 1(a) and 1(b) show the configuration of a conventional multilayer line structure. Figure 1(a) is a plan view showing the main parts cut away, and Figure 1(b) is a cross-sectional view. , Fig. 2(a),(b)
1 shows a configuration diagram of a multilayer line structure according to the present invention, and FIG. The same figure (b) shows the sectional view. In the figure, (1) is an external conductor plate, (2) is a dielectric substrate, and (3) is a dielectric substrate.
) is an internal conductor plate, (4a) and (4b) are through-hole conductors. (5) is a conductor plate. (5) -1° In Figure 9, the same or Buddhist parts are designated by the same reference numerals. Agent Shin Kuzuno − = (6)
Claims (2)
多層のトリプレート線路間をトリプレート線路から垂直
にとり出したスルホール導体で接続させて成る多層線路
構体において。 上記スルホール導体のとり出し位置を相互にずらし、そ
の間にかつ前記トリプレート線路間の外部導体板面と同
一面に所定の区間重り合う導体板を被着形成した事を特
徴とする多層線路構体。(1) In a multilayer line structure in which multilayer triplate lines consisting of an outer conductor plate, a dielectric substrate, and an inner conductor plate are connected by through-hole conductors taken out perpendicularly from the triplate line. A multilayer line structure characterized in that the lead-out positions of the through-hole conductors are shifted from each other, and a conductor plate overlapping a predetermined section is formed between them and on the same surface as the outer conductor plate surface between the triplate lines.
は導体板被着面に外部導体板と同電位の導体層を形成し
た事を特徴とする特許請求の範囲第fl)項記載の多層
線路構体。(2) A conductor layer having the same potential as the outer conductor plate is formed on the inner conductor plate adhesion surface or the conductor plate adhesion surface of the section where the conductor plate is formed, as set forth in claim No. fl). Multilayer track structure.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17425081A JPS5875903A (en) | 1981-10-30 | 1981-10-30 | Multilayered line structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17425081A JPS5875903A (en) | 1981-10-30 | 1981-10-30 | Multilayered line structure |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5875903A true JPS5875903A (en) | 1983-05-07 |
Family
ID=15975337
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17425081A Pending JPS5875903A (en) | 1981-10-30 | 1981-10-30 | Multilayered line structure |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5875903A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5451917A (en) * | 1993-12-24 | 1995-09-19 | Nec Corporation | High-frequency choke circuit |
JP2003502971A (en) * | 1999-06-17 | 2003-01-21 | テレフオンアクチーボラゲツト エル エム エリクソン | Electric transmission structure |
-
1981
- 1981-10-30 JP JP17425081A patent/JPS5875903A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5451917A (en) * | 1993-12-24 | 1995-09-19 | Nec Corporation | High-frequency choke circuit |
JP2003502971A (en) * | 1999-06-17 | 2003-01-21 | テレフオンアクチーボラゲツト エル エム エリクソン | Electric transmission structure |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH06243729A (en) | Plane-form flex circuit | |
KR100495211B1 (en) | Ceramic multilayer board and its manufacture | |
JPS59203305A (en) | High capacitance laminated bus | |
JPS5875903A (en) | Multilayered line structure | |
JP3634473B2 (en) | Printed wiring board | |
JPH10135713A (en) | Laminated waveguide line | |
JP2007150526A (en) | Suspended line and high frequency package | |
JPS62189707A (en) | Laminated inductor | |
JPS636884Y2 (en) | ||
JP2000068716A (en) | Multilayer transmission line | |
JPS6220728B2 (en) | ||
JP3227828B2 (en) | Connection method between multilayer thin film device and thin film | |
JPH0786814A (en) | Production of parallel strip line cable | |
JPH0231795Y2 (en) | ||
JP2758321B2 (en) | Circuit board | |
JP3880921B2 (en) | Metal-based wiring board and high-frequency device using the board | |
JP2919953B2 (en) | Method for manufacturing multilayer substrate | |
JPH01287999A (en) | Printed wiring board | |
JPH02166792A (en) | Multilayer through hole and forming method therefor | |
JPH0576103U (en) | Strip line | |
JP3693887B2 (en) | High density printed circuit board | |
JP2000040903A (en) | Multilayer transmission line | |
JPS6161725B2 (en) | ||
JPH0350781A (en) | Thick-film hybrid integrated circuit | |
JPS6319081B2 (en) |