JPS5725748A - Start-stop synchronizing system - Google Patents
Start-stop synchronizing systemInfo
- Publication number
- JPS5725748A JPS5725748A JP10102780A JP10102780A JPS5725748A JP S5725748 A JPS5725748 A JP S5725748A JP 10102780 A JP10102780 A JP 10102780A JP 10102780 A JP10102780 A JP 10102780A JP S5725748 A JPS5725748 A JP S5725748A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- synchronous character
- sampling
- value
- synchronous
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/10—Arrangements for initial synchronisation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To realize an automatic correction for the speed of synchronization at the receiver side, by sending a synchronous character from the transmitter side and prior to the transmission of data. CONSTITUTION:A start bit detecting circuit 1 detects the fall of a start bit ST in a transmited signal (a) and then starts counters 3 and 4. The value of the counter 3 shows the time width of the bit ST; and the value of an integrating circuit 5 that adds the count value of the counter 4 shows the time width of the number of bits of a synchronous character plus one. When a synchronous character detecting circuit 7 identifies that the input signal (a) is equal to a synchronous character, the circuit 5 obtains a sampling period (d) of the input data from the integral value and gives it to a sampling circuit 6. At the same time, the circuit 6 receives a synchronous character detection signal (e) from the circuit 7 and carries out a sampling of the input data based on the synchronization of sampling until the next synchronous character is received.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10102780A JPS5725748A (en) | 1980-07-23 | 1980-07-23 | Start-stop synchronizing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10102780A JPS5725748A (en) | 1980-07-23 | 1980-07-23 | Start-stop synchronizing system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5725748A true JPS5725748A (en) | 1982-02-10 |
Family
ID=14289699
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10102780A Pending JPS5725748A (en) | 1980-07-23 | 1980-07-23 | Start-stop synchronizing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5725748A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61169956A (en) * | 1985-01-23 | 1986-07-31 | Fujitsu Ltd | Synchronizing system of data transfer speed |
EP0315549A2 (en) * | 1987-11-06 | 1989-05-10 | Fujitsu Limited | Protocol control circuit for data bus system |
-
1980
- 1980-07-23 JP JP10102780A patent/JPS5725748A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61169956A (en) * | 1985-01-23 | 1986-07-31 | Fujitsu Ltd | Synchronizing system of data transfer speed |
EP0315549A2 (en) * | 1987-11-06 | 1989-05-10 | Fujitsu Limited | Protocol control circuit for data bus system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0096854B1 (en) | Framing system | |
GB1487689A (en) | Time division multiple access satellite communications system | |
US4158193A (en) | Data transmission test set with synchronization detector | |
EP0372458A3 (en) | Synchronous multiplex transmission apparatus | |
US5046074A (en) | Synchronization method and synchronization recovery devices for half-duplex communication | |
JPS5725748A (en) | Start-stop synchronizing system | |
GB1488558A (en) | Reframing arrangement for receivers | |
CA2052811C (en) | Framing bit sequence detection in digital data communication systems | |
JPS5537005A (en) | Communication mode setting system | |
JPS57186849A (en) | Time division multiplex signal communication system | |
SU1124439A1 (en) | Clock synchronizing device | |
KR960035287A (en) | Baud rate correction method and apparatus in communication repeater | |
JPS575453A (en) | Nonaudio processing system for digital audio | |
SU1374234A1 (en) | Device for interfacing telegraph communication line with digital computer | |
JPS5827718B2 (en) | Dial pulse signal processing method | |
JPS5775091A (en) | Signal reception system for time division electronic exchange | |
JPS5738040A (en) | Signal transmitter | |
JPS5784638A (en) | Line multiplex system | |
JPS59169248A (en) | Frame synchronizing system | |
JPS5455105A (en) | Re-synchronizing circuit for start-stop synchronizing signal | |
JPS5772442A (en) | Clock extracting circuit for data receiver | |
JPS56138349A (en) | Reception system of start-stop synchronism character | |
JPS5470710A (en) | Communication speed designating system | |
JPS5781747A (en) | Data transmission control system for loop transmission system | |
GB1384336A (en) | Telegraphic receiving apparatus |