JPS5721144A - Control system for connection constitution - Google Patents
Control system for connection constitutionInfo
- Publication number
- JPS5721144A JPS5721144A JP9665580A JP9665580A JPS5721144A JP S5721144 A JPS5721144 A JP S5721144A JP 9665580 A JP9665580 A JP 9665580A JP 9665580 A JP9665580 A JP 9665580A JP S5721144 A JPS5721144 A JP S5721144A
- Authority
- JP
- Japan
- Prior art keywords
- line
- communication controller
- outputs
- cpu
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/50—Circuit switching systems, i.e. systems in which the path is physically permanent during the communication
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer And Data Communications (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
Abstract
PURPOSE:To decrease number of interfaces to a line terminator, by using a part of lines contained in communication controllers for the connecting control for communication controller and the line terminator. CONSTITUTION:When a communication controller ''0'' is selected, a CPU outputs ''0'' to a SD line if an AD and a WSB are all at ''1''. One of inputs of a coincidence circuit 3 is always set to ''0'', and when an FF2 outputs ''0'', the coincidence is detected and ''1'' is outputted. Since this output is inputted to a distribution circuit 8 via gate circuits 4, 5 the transmission data multiplexed from the CPU is distributed to each line via the communication controller ''0'' side. On the other hand, since the ''1'' detecting circuit 9 detects ''1'' of the AD and WSB line and outputs ''1'', the output of a multiplexer 13 passes through a gate circuit 14. Thus, the reception data from each line is transmitted to the CPU via the communication controller ''0'' side. In case of using the communication controller ''1'', the process is made similarly.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9665580A JPS5721144A (en) | 1980-07-15 | 1980-07-15 | Control system for connection constitution |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9665580A JPS5721144A (en) | 1980-07-15 | 1980-07-15 | Control system for connection constitution |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5721144A true JPS5721144A (en) | 1982-02-03 |
Family
ID=14170841
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9665580A Pending JPS5721144A (en) | 1980-07-15 | 1980-07-15 | Control system for connection constitution |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5721144A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62133360A (en) * | 1985-12-02 | 1987-06-16 | ソニー・テクトロニクス株式会社 | Data distribution measuring device |
JPH02115774A (en) * | 1988-09-19 | 1990-04-27 | Tektronix Inc | Method of measuring jitter-timing |
-
1980
- 1980-07-15 JP JP9665580A patent/JPS5721144A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62133360A (en) * | 1985-12-02 | 1987-06-16 | ソニー・テクトロニクス株式会社 | Data distribution measuring device |
JPH02115774A (en) * | 1988-09-19 | 1990-04-27 | Tektronix Inc | Method of measuring jitter-timing |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5765036A (en) | Loop type data highway system | |
JPS5792948A (en) | Loop data transmission system | |
JPS5721144A (en) | Control system for connection constitution | |
EP0325455A3 (en) | Intercommunication method and system thereof | |
TW225593B (en) | Integrated control system for distributed processing | |
JPS5762407A (en) | Process controlling method | |
JPS56152038A (en) | Data transfer processor | |
KR100225043B1 (en) | Multiple serial communication method and serial communication device using interrupt | |
JPS57176441A (en) | Data transfer system | |
JPS5719830A (en) | Multiple connection system | |
JPS56122540A (en) | System switching method | |
JPS5537644A (en) | Input-output circuit of microcomputer | |
JPS5714931A (en) | Interruption controlling system | |
JPS57147393A (en) | Time division switchboard system | |
JPS57209559A (en) | Decentralized processing system | |
JPS57105021A (en) | Input/output device | |
JPS6411460A (en) | Composite communication system for speech and data | |
JPS5745653A (en) | Multiplex output collation system | |
JPS5647142A (en) | Detection system for error of transmitted data | |
JPS5765035A (en) | Communication exchange system | |
JPS57103454A (en) | Asynchronous transmission system | |
JPS5643850A (en) | Intermultiplexer communication control system | |
JPS644848A (en) | Data communication system | |
JPS56143040A (en) | Keyboard controlling system | |
JPS56121170A (en) | Duplex system of computer |