JPS5696552A - Erastic storage - Google Patents
Erastic storageInfo
- Publication number
- JPS5696552A JPS5696552A JP17120179A JP17120179A JPS5696552A JP S5696552 A JPS5696552 A JP S5696552A JP 17120179 A JP17120179 A JP 17120179A JP 17120179 A JP17120179 A JP 17120179A JP S5696552 A JPS5696552 A JP S5696552A
- Authority
- JP
- Japan
- Prior art keywords
- input
- serial data
- register
- output
- word
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/05—Electric or magnetic storage of signals before transmitting or retransmitting for changing the transmission rate
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Communication Control (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To synchronize the input serial data to the clock of device and to make circuit integration through the simple constitution, by making input/output of serial data through shift registers. CONSTITUTION:An input serial data Din is fed to a shift register SR1, where it is shifted according to the bit clock BSin in synchronizing with the bit of the input data, and the parallel output of SR1 is set to the register consisting of FF1-FF4 with the word synchronizing signal Sin in word unit. Further, the set content of this register is set to SR2 in the word synchronizing signal WSout of the device, and it is serially output with the bit clock BSout of the device from SR2.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17120179A JPS5696552A (en) | 1979-12-29 | 1979-12-29 | Erastic storage |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17120179A JPS5696552A (en) | 1979-12-29 | 1979-12-29 | Erastic storage |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5696552A true JPS5696552A (en) | 1981-08-04 |
Family
ID=15918886
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17120179A Pending JPS5696552A (en) | 1979-12-29 | 1979-12-29 | Erastic storage |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5696552A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58137348A (en) * | 1982-02-09 | 1983-08-15 | Nec Corp | Signal converting circuit |
JPS5970062A (en) * | 1982-10-13 | 1984-04-20 | Fujitsu Ltd | Transferring method of data |
JPS61117954A (en) * | 1984-11-12 | 1986-06-05 | Dainichi Nippon Cables Ltd | First-in first-out circuit for repeater |
JPS61240726A (en) * | 1985-04-17 | 1986-10-27 | Nec Corp | Memory circuit device |
JPS6472640A (en) * | 1987-09-14 | 1989-03-17 | Nec Corp | Digital data smoothing circuit |
-
1979
- 1979-12-29 JP JP17120179A patent/JPS5696552A/en active Pending
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58137348A (en) * | 1982-02-09 | 1983-08-15 | Nec Corp | Signal converting circuit |
JPS6367784B2 (en) * | 1982-02-09 | 1988-12-27 | Nippon Electric Co | |
JPS5970062A (en) * | 1982-10-13 | 1984-04-20 | Fujitsu Ltd | Transferring method of data |
JPS61117954A (en) * | 1984-11-12 | 1986-06-05 | Dainichi Nippon Cables Ltd | First-in first-out circuit for repeater |
JPS61240726A (en) * | 1985-04-17 | 1986-10-27 | Nec Corp | Memory circuit device |
JPS6472640A (en) * | 1987-09-14 | 1989-03-17 | Nec Corp | Digital data smoothing circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5696552A (en) | Erastic storage | |
ES448469A1 (en) | A system of data transmission in binary series. (Machine-translation by Google Translate, not legally binding) | |
JPS57111669A (en) | Output system for conjugation form of word | |
JPS5457928A (en) | Interface unit | |
JPS5354935A (en) | Information converting device | |
JPS5713543A (en) | Data speed transducer | |
JPS53135677A (en) | Electronic watch | |
JPS538542A (en) | Shifter circuit | |
JPS5377438A (en) | Digital filter | |
JPS5599864A (en) | Absorbing unit for timing fluctuation | |
JPS54122944A (en) | Logic circuit | |
JPS55154663A (en) | Convolution operating system | |
JPS5629892A (en) | Clear control circuit | |
JPS56106451A (en) | Multiplication/isolation circuit | |
JPS5361239A (en) | Small-size electronic computer | |
JPS6486271A (en) | Accumulator | |
JPS57191750A (en) | Buffer memory device | |
JPS5680887A (en) | Electric charge transfer memory device | |
JPS53121533A (en) | Multiplier circuit system | |
JPS5592056A (en) | Multiple line monitor system | |
JPS5475248A (en) | Pipeline arithmetic process system | |
JPS5781760A (en) | Highway test device | |
JPS5268303A (en) | Digital data transmitter | |
JPS52123839A (en) | Signal expander | |
JPS54122915A (en) | Signal multiplex circuit |