JPS5651875A - Semiconductor memory device - Google Patents
Semiconductor memory deviceInfo
- Publication number
- JPS5651875A JPS5651875A JP12728979A JP12728979A JPS5651875A JP S5651875 A JPS5651875 A JP S5651875A JP 12728979 A JP12728979 A JP 12728979A JP 12728979 A JP12728979 A JP 12728979A JP S5651875 A JPS5651875 A JP S5651875A
- Authority
- JP
- Japan
- Prior art keywords
- decorder
- cell
- potential
- dummy
- memory device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title 1
- 238000002347 injection Methods 0.000 abstract 2
- 239000007924 injection Substances 0.000 abstract 2
- 239000011159 matrix material Substances 0.000 abstract 2
- 239000000203 mixture Substances 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/12—Programming voltage switching circuits
Landscapes
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
- Read Only Memory (AREA)
Abstract
PURPOSE:To reduce the time requiring for writing by compensating a potential change in an insulating gate composing of a memory device by varying control gate potential wherein an injection current is always maintained at its maximum and a constant charge is injected. CONSTITUTION:Main equipment, a matrix 11 serving as a memory device is provided with a Y decorder 12 and an X decorder 13. In addition to the above, a dummy decorder 14 corresponding to one bit and a dummy cell 15 and a potential control circuit 16 are provided. In this case, the dummy cell 15 has the same size as for a cell in the main equipment, matrix 11 and no insulating gate is provided. In this composition, when writing is applied, a cell channel current and the dummy cell 15 channel current selected from the Y decorder 12 and the dummy decorder 14 are compared by taking out potential to be monitored. And the potential of the X decorder 13 which is control potential for the selected cell is controlled by using the circuit 16 to decide the pontential for maximum injection current to the cell. In this way, the time required for writing is reduce.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12728979A JPS5651875A (en) | 1979-10-04 | 1979-10-04 | Semiconductor memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12728979A JPS5651875A (en) | 1979-10-04 | 1979-10-04 | Semiconductor memory device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5651875A true JPS5651875A (en) | 1981-05-09 |
Family
ID=14956275
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12728979A Pending JPS5651875A (en) | 1979-10-04 | 1979-10-04 | Semiconductor memory device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5651875A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61258394A (en) * | 1985-05-10 | 1986-11-15 | Seiko Instr & Electronics Ltd | Semiconductor integrated circuit device |
JPH01192092A (en) * | 1988-01-28 | 1989-08-02 | Toshiba Corp | Electrically erasable non-volatile semiconductor memory |
-
1979
- 1979-10-04 JP JP12728979A patent/JPS5651875A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61258394A (en) * | 1985-05-10 | 1986-11-15 | Seiko Instr & Electronics Ltd | Semiconductor integrated circuit device |
JPH01192092A (en) * | 1988-01-28 | 1989-08-02 | Toshiba Corp | Electrically erasable non-volatile semiconductor memory |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57127989A (en) | Mos static type ram | |
JPS5654693A (en) | Programable rom | |
JPS5677980A (en) | Semiconductor memory device | |
ES461619A1 (en) | Electronically alterable diode logic circuit | |
JPS5651875A (en) | Semiconductor memory device | |
JPS55132589A (en) | Semiconductor memory unit | |
JPS55157253A (en) | Mos semiconductor integrated circuit | |
JPS5598867A (en) | Protecting device | |
JPS57123594A (en) | Readout control circuit for semiconductor nonvolatile memory | |
JPS5634184A (en) | Semiconductor memory | |
JPS5694585A (en) | Memory transistor circuit | |
JPS5354909A (en) | Cut-off circuit | |
JPS55111173A (en) | Semiconductor memory device | |
JPS558622A (en) | Semiconductor integrated circuit device | |
JPS5211831A (en) | Memory control unit | |
JPS54128299A (en) | Dynamic mos memory ic | |
JPS5222838A (en) | Control unit for central controls | |
GB998808A (en) | Magnetic storage device | |
JPS546431A (en) | Semiconductor memory circuit | |
JPS55132596A (en) | Channel injection type memory unit | |
JPS5353980A (en) | Semiconductor device | |
JPS5693360A (en) | Semiconductor device | |
JPS5782289A (en) | Semiconductor storage device | |
JPS5611690A (en) | Semiconductor memory unit | |
JPS5478964A (en) | Selection circuit |