JPS5622170A - Vector operation processing system - Google Patents
Vector operation processing systemInfo
- Publication number
- JPS5622170A JPS5622170A JP9761179A JP9761179A JPS5622170A JP S5622170 A JPS5622170 A JP S5622170A JP 9761179 A JP9761179 A JP 9761179A JP 9761179 A JP9761179 A JP 9761179A JP S5622170 A JPS5622170 A JP S5622170A
- Authority
- JP
- Japan
- Prior art keywords
- data
- vector
- stored
- register
- bank unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8053—Vector processors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
Abstract
PURPOSE:To simplify the circuit constitution of the output side, by installing to each vector register the floating vector address register FVAR which indicates the bank unit into which the fixed-ordered data is stored. CONSTITUTION:The vector data of m words (225 in this example) are stored in vector registers VR1-0... 1-15 in the memories of bank units of 2-0-2-3 each. It is free to store e.g. the 0-th data in any bank unit for each VR, and thus in which bank unit the 0-th data is stored with every VR is set to FVAR6. For example, when the 0-th data of VR1-0 and VR1-1 each are supplied to operation part 4 via buffer register 3 of the input side, the reading is controlled in reference to the contents of FAVR6 to write the result of operation into the 0-th order of VR1-2. In such case, 0 is written into the area corresponding to VR1-2 of FVAR6, and the writing control is given to set the above contents. As a result, no buffer register is necessary at the output side.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9761179A JPS5622170A (en) | 1979-07-31 | 1979-07-31 | Vector operation processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9761179A JPS5622170A (en) | 1979-07-31 | 1979-07-31 | Vector operation processing system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5622170A true JPS5622170A (en) | 1981-03-02 |
JPS6129031B2 JPS6129031B2 (en) | 1986-07-03 |
Family
ID=14197005
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9761179A Granted JPS5622170A (en) | 1979-07-31 | 1979-07-31 | Vector operation processing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5622170A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61262971A (en) * | 1985-05-17 | 1986-11-20 | Fujitsu Ltd | Constituting system for vector register |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63143333A (en) * | 1986-12-05 | 1988-06-15 | Yanmar Diesel Engine Co Ltd | Turbine engine |
-
1979
- 1979-07-31 JP JP9761179A patent/JPS5622170A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61262971A (en) * | 1985-05-17 | 1986-11-20 | Fujitsu Ltd | Constituting system for vector register |
JPH0456352B2 (en) * | 1985-05-17 | 1992-09-08 | Fujitsu Ltd |
Also Published As
Publication number | Publication date |
---|---|
JPS6129031B2 (en) | 1986-07-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0068764B1 (en) | Vector processing units | |
ES8303743A1 (en) | Data processing system for parallel processing. | |
JPS5730838A (en) | Layout processing system | |
KR880014461A (en) | Logic Computing Device | |
GB1532609A (en) | Data processing apparatus | |
ES8201343A1 (en) | Buffer memory control system. | |
JPS5622170A (en) | Vector operation processing system | |
JPS57196677A (en) | Storage device for character graphic information | |
JPS55134442A (en) | Data transfer unit | |
JPS57130150A (en) | Register control system | |
JPS55103636A (en) | Display unit | |
JPS54148328A (en) | Buffer memory control system | |
JPS575153A (en) | Information processor | |
JPS5740790A (en) | Storage control system | |
JPS5564693A (en) | Buffer memory unit | |
JPS5637892A (en) | Memory unit | |
JPS5730041A (en) | Control system for local memory | |
JPS5771044A (en) | Data buffer control system | |
JPS6423488A (en) | Memory | |
JPS5697164A (en) | Test and set and test and reset system | |
JPS5775026A (en) | High-speed pattern generator | |
JPS5727328A (en) | Control device | |
JPS6410389A (en) | Data enlarging system | |
JPS56162151A (en) | Information processing device | |
GB1450770A (en) | Electrical apparatus for performing digital calculations |