[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JPS56157034A - Usage of resist mask - Google Patents

Usage of resist mask

Info

Publication number
JPS56157034A
JPS56157034A JP6142380A JP6142380A JPS56157034A JP S56157034 A JPS56157034 A JP S56157034A JP 6142380 A JP6142380 A JP 6142380A JP 6142380 A JP6142380 A JP 6142380A JP S56157034 A JPS56157034 A JP S56157034A
Authority
JP
Japan
Prior art keywords
etching
electron beam
pattern
mask
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6142380A
Other languages
Japanese (ja)
Inventor
Shinya Hasegawa
Katsumi Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP6142380A priority Critical patent/JPS56157034A/en
Publication of JPS56157034A publication Critical patent/JPS56157034A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Electron Beam Exposure (AREA)

Abstract

PURPOSE:To enhance the withstanding property against etching of a resist layer and to enable to be used as the mask for etching by a method wherein the resist pattern exposed to an electron beam is irradiated again with the electron beam. CONSTITUTION:The surface of an Si substrate 1 is covered with polyglycidyl metaacrylate 2, and is exposed to the irradiation of an electron beam 3 forming a pattern. It is developed to obtain the pattern 20. The whole surface thereof is irradiated again with the electron beam to obtain a degenerated pattern layer 21. When etching is performed using this layer as the mask, because etching speed at the layer 21 is slow, so that the pattern form of the etched silicon becomes vertical. Accordingly the withstanding property against etching of the resist mask for exposure in the electron beam is enhanced enabling to be used as the etching mask.
JP6142380A 1980-05-09 1980-05-09 Usage of resist mask Pending JPS56157034A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6142380A JPS56157034A (en) 1980-05-09 1980-05-09 Usage of resist mask

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6142380A JPS56157034A (en) 1980-05-09 1980-05-09 Usage of resist mask

Publications (1)

Publication Number Publication Date
JPS56157034A true JPS56157034A (en) 1981-12-04

Family

ID=13170654

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6142380A Pending JPS56157034A (en) 1980-05-09 1980-05-09 Usage of resist mask

Country Status (1)

Country Link
JP (1) JPS56157034A (en)

Similar Documents

Publication Publication Date Title
JPS56160050A (en) Semiconductor device and manufacture thereof
JPS52119172A (en) Forming method of fine pattern
EP0098922A3 (en) Process for selectively generating positive and negative resist patterns from a single exposure pattern
JPS56157034A (en) Usage of resist mask
JPS57204033A (en) Formation of fine pattern
JPS5515149A (en) Forming method of resist for microfabrication
JPS5726170A (en) Formation of al or al alloy pattern
JPS56140345A (en) Formation of pattern
JPS57202535A (en) Formation of negative resist pattern
JPS53147465A (en) Forming method of patterns for lift-off
JPS5339060A (en) Lot number marking method to wafers
JPS5568626A (en) Pattern formation
JPS5339078A (en) Electron beam exposure method
JPS56115534A (en) Formation of pattern
JPS5596681A (en) Method of fabricating semiconductor device
JPS5711344A (en) Dry developing method
JPS56110232A (en) Pattern formation with soft x-ray
JPS577934A (en) Method for forming fine pattern
JPS56111226A (en) Formation of fine pattern
JPS5655943A (en) Pattern forming method
JPS56107554A (en) Formation of pattern
JPS5534418A (en) Method of selectively etching semiconductor
JPS57172750A (en) Manufacture of semiconductor device
JPS57200566A (en) Method of working upon metal thin film
JPS56167329A (en) Piling joint setting mark to be used in fine processing exposure technology