JPS5593343A - Multi-frame synchronizing system - Google Patents
Multi-frame synchronizing systemInfo
- Publication number
- JPS5593343A JPS5593343A JP90979A JP90979A JPS5593343A JP S5593343 A JPS5593343 A JP S5593343A JP 90979 A JP90979 A JP 90979A JP 90979 A JP90979 A JP 90979A JP S5593343 A JPS5593343 A JP S5593343A
- Authority
- JP
- Japan
- Prior art keywords
- error
- signal line
- csep
- delivered
- frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0602—Systems characterised by the synchronising information used
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
Abstract
PURPOSE:To avoid to reduce the effective capacity of transmission, by performing recognition of multi-frame section through the use of error judgement result of reception message, after the establishment of synchronism at the reception side. CONSTITUTION:The time sharing multiplex transmission line Hs is connected to the digital interface DTL, and the information pulse train reproduced is delivered to the time sharing exchanger switch frame TD-SWF and the control signal separation circuit CSEP via the signal line S1. The data message and error detection code separated in the separation circuit CSEP are delivered to the shift register SR in 40 bits sequentially via the signal line S2. The output of the error detection circuit FDE is inputted to the control processor CCP and the data message if judged as error presence, is abolished and if the judgement of error presence is continued, the shift register transfer pulse is delayed by one frame via the signal line S5 to take synchronism.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP90979A JPS5911222B2 (en) | 1979-01-06 | 1979-01-06 | Multi-frame synchronization method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP90979A JPS5911222B2 (en) | 1979-01-06 | 1979-01-06 | Multi-frame synchronization method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5593343A true JPS5593343A (en) | 1980-07-15 |
JPS5911222B2 JPS5911222B2 (en) | 1984-03-14 |
Family
ID=11486795
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP90979A Expired JPS5911222B2 (en) | 1979-01-06 | 1979-01-06 | Multi-frame synchronization method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5911222B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5791052A (en) * | 1980-09-11 | 1982-06-07 | Western Electric Co | Fleming circuit |
JPS5791053A (en) * | 1980-09-11 | 1982-06-07 | Western Electric Co | Fleming circuit |
JPH01160138A (en) * | 1987-12-17 | 1989-06-23 | Fujitsu Ltd | Channel transmission system for message in exchange |
-
1979
- 1979-01-06 JP JP90979A patent/JPS5911222B2/en not_active Expired
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5791052A (en) * | 1980-09-11 | 1982-06-07 | Western Electric Co | Fleming circuit |
JPS5791053A (en) * | 1980-09-11 | 1982-06-07 | Western Electric Co | Fleming circuit |
JPH0288352U (en) * | 1980-09-11 | 1990-07-12 | ||
JPH0288353U (en) * | 1980-09-11 | 1990-07-12 | ||
JPH01160138A (en) * | 1987-12-17 | 1989-06-23 | Fujitsu Ltd | Channel transmission system for message in exchange |
Also Published As
Publication number | Publication date |
---|---|
JPS5911222B2 (en) | 1984-03-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5477013A (en) | Transmission system for picture sound | |
JPS56161734A (en) | Interface device for pcm signal | |
JPS5255337A (en) | Refresh control system | |
JPS5639694A (en) | Method and device for synchrnonizing timing in transmission of digital information signal | |
JPS5593343A (en) | Multi-frame synchronizing system | |
JPS5476034A (en) | Bus data transfer system | |
JPS5799884A (en) | Multiplex transmission of video signal | |
EP0067384A3 (en) | Circuit for serializing and deserializing digital data | |
JPS5417634A (en) | Picture memory unit | |
JPS5470742A (en) | Data bus control system | |
JPS5443429A (en) | Multiple series input process system | |
JPS5495105A (en) | Data transfer system | |
JPS554111A (en) | Control signal transmission system | |
JPS55161446A (en) | Synchronous cooperation system of duplex cyclic data transmission unit | |
JPS53115120A (en) | Intra-office phase synchronous system | |
JPS6459429A (en) | Speed converting circuit | |
JPS5739639A (en) | Delay type phase correction system | |
JPS53148937A (en) | Data transfer system | |
JPS5479529A (en) | Circulating information transmission system | |
JPS54918A (en) | Facsimile transmission system | |
JPH0738624B2 (en) | Integrated circuit for frame configuration decomposition | |
JPS55165051A (en) | Transmitting method of pcm signal | |
JPS53127207A (en) | Time sharing exchanger system | |
JPS5764842A (en) | Data transfer system | |
JPS55153476A (en) | Transmission and recording system for facsimile video signal |