JPS55134456A - Diagnostic processing unit of logic unit - Google Patents
Diagnostic processing unit of logic unitInfo
- Publication number
- JPS55134456A JPS55134456A JP4100379A JP4100379A JPS55134456A JP S55134456 A JPS55134456 A JP S55134456A JP 4100379 A JP4100379 A JP 4100379A JP 4100379 A JP4100379 A JP 4100379A JP S55134456 A JPS55134456 A JP S55134456A
- Authority
- JP
- Japan
- Prior art keywords
- shift
- terminal
- scan path
- logic unit
- diagnostic scan
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
PURPOSE: To make it possible to point out a faulty position even if the fault which is fixed to the same logical value as the initial value of a logic unit occurs in the diagnostic scan path, by adopting the diagnostic scan path where shift data is inverted at every one-bit shift.
CONSTITUTION: When the signal given to input terminal 2 becomes logical 1, the scan-out operation is started, and shift clocks are applied to an inversion-type shift register constituted by FFs SF1WSFN and the diagnostic scan path of a diagnosed logic unit connected to output terminal 6. When scan shift is performed N-number times, shift clocks are stopped. Next, when the signal applied to input treminal 3 becomes logical 1, the scan-in operation is started, and shift clocks are spplied to the diagnostic scan path of the diagnosed logic unit through output terminal 6, and the output of the Q terminal or the Q terminal of FF SFN is selected dependently upon the even or odd number of FFs constituting the diagnostic scan path and is given to terminal 5. Then, after the end of the operation, the value of the FF of the diagnosed unit is read into FFs SR1WSRN.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4100379A JPS55134456A (en) | 1979-04-06 | 1979-04-06 | Diagnostic processing unit of logic unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4100379A JPS55134456A (en) | 1979-04-06 | 1979-04-06 | Diagnostic processing unit of logic unit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55134456A true JPS55134456A (en) | 1980-10-20 |
JPS6155133B2 JPS6155133B2 (en) | 1986-11-26 |
Family
ID=12596217
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4100379A Granted JPS55134456A (en) | 1979-04-06 | 1979-04-06 | Diagnostic processing unit of logic unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55134456A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3906312C1 (en) * | 1989-02-28 | 1989-12-21 | Man Nutzfahrzeuge Ag, 8000 Muenchen, De |
-
1979
- 1979-04-06 JP JP4100379A patent/JPS55134456A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6155133B2 (en) | 1986-11-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR880014475A (en) | Semiconductor integrated circuit device | |
KR880003247A (en) | Semiconductor integrated circuit device | |
JPS5618766A (en) | Testing apparatus for logic circuit | |
EP0530835A1 (en) | Testing circuit provided in digital logic circuits | |
EP0017091B1 (en) | Two-mode-shift register/counter device | |
US7007201B1 (en) | Shared embedded trace macrocell | |
JPS55134456A (en) | Diagnostic processing unit of logic unit | |
EP0196152A3 (en) | Testing digital integrated circuits | |
KR100280509B1 (en) | Parallel shift device of test data | |
JPS57168337A (en) | Asynchronous logic circuit | |
JPS5455141A (en) | Diagnosing shift circuit | |
JP2509685B2 (en) | Logic circuit device | |
JPS55128168A (en) | Testing method of memory in chip | |
SU1672453A1 (en) | Easy-to-test logical device | |
JPS5690271A (en) | Testing method for logic device | |
JPS5383431A (en) | Test method for terminal unit | |
KR20010047489A (en) | A method for testing a circuit with two phase clocks using boundary scan | |
KR0145797B1 (en) | Parallel outputtable boundary-scan architecture | |
JPS55110341A (en) | Logic circuit | |
JPS6454380A (en) | Electronic circuit package with automatic testing function | |
JPH0334034A (en) | Integrated circuit | |
JPS5562373A (en) | Logic circuit test unit | |
JPS5776641A (en) | Data processor | |
JPH09320290A (en) | Shift register | |
JPS5631147A (en) | Diagnosing system for information processor |