JPS5427327A - Test circuit for memory - Google Patents
Test circuit for memoryInfo
- Publication number
- JPS5427327A JPS5427327A JP9137277A JP9137277A JPS5427327A JP S5427327 A JPS5427327 A JP S5427327A JP 9137277 A JP9137277 A JP 9137277A JP 9137277 A JP9137277 A JP 9137277A JP S5427327 A JPS5427327 A JP S5427327A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- test circuit
- read out
- data read
- series
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
PURPOSE: To secure an easy detection even for the bit which is easily affected by the noise, by changing the address signals to be applied to the memory to be tested into the plural series and comparing the data read out based on the address signal of one series with the data read out normally.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9137277A JPS5427327A (en) | 1977-08-01 | 1977-08-01 | Test circuit for memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9137277A JPS5427327A (en) | 1977-08-01 | 1977-08-01 | Test circuit for memory |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5427327A true JPS5427327A (en) | 1979-03-01 |
JPS578559B2 JPS578559B2 (en) | 1982-02-17 |
Family
ID=14024536
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9137277A Granted JPS5427327A (en) | 1977-08-01 | 1977-08-01 | Test circuit for memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5427327A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04135658U (en) * | 1991-06-06 | 1992-12-17 | 株式会社イナツクス | Ceiling panel mounting structure |
-
1977
- 1977-08-01 JP JP9137277A patent/JPS5427327A/en active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04135658U (en) * | 1991-06-06 | 1992-12-17 | 株式会社イナツクス | Ceiling panel mounting structure |
Also Published As
Publication number | Publication date |
---|---|
JPS578559B2 (en) | 1982-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS52142936A (en) | Semiconductor memory circuit | |
JPS5333542A (en) | Signal detection circuit | |
JPS5427327A (en) | Test circuit for memory | |
JPS55154415A (en) | Incidental phenomenon recorder | |
JPS5429936A (en) | Pre-amplifier | |
JPS55163697A (en) | Memory device | |
JPS5247752A (en) | Device for reading the maximum and minimum values of peak values of an alog signals | |
JPS5629879A (en) | Recording and reproduction method | |
JPS53132244A (en) | Test and control unit for extendable microprogram | |
JPS55108996A (en) | Memory test system | |
JPS5495141A (en) | Fault detector | |
JPS5390724A (en) | Recording system for information recording substance | |
JPS5211967A (en) | Micro-signal detecting circuit | |
JPS53145431A (en) | Test method for memory | |
JPS5363830A (en) | Error detection correcting system | |
JPS5376710A (en) | Card detection device | |
JPS5287009A (en) | Signal detection system of magnetic memory unit | |
JPS5387714A (en) | Trouble detecting system | |
JPS5677748A (en) | Signal processor for fourier conversion nuclear magnetism resonator | |
JPS53135536A (en) | Test method for data processor | |
JPS5442940A (en) | Start signal regenerating circuit for memory device | |
JPS53115482A (en) | Trouble detecting device for electronic instruments for process control | |
JPS54612A (en) | Testing system of magnetic recording medium | |
JPS5231625A (en) | Memory test method | |
JPS53137632A (en) | Binarizing system for read-in signal |